## Shashank Obla

Education	Carnegie Mellon University, Pittsburgh, PA Ph.D in Electrical and Computer Engineering Advised by Prof. James Hoe and affliated with CALCM and the Nex	Aug 2019 – Present <b>3.95/4</b> us FPGA Center	
	<b>Indian Institute of Technology, Bombay</b> , Mumbai, India B. Tech (Honors) and M. Tech in Electrical Engineering Awarded the <b>Institute Gold Medal</b> at the 57th Convocation, I Specialization in Microelectronics and VLSI with Minor in Bioscience	-	
Technical Skills	Research Areas Partial Reconfiguration, Reconfigurable Computing, Computer A Synthesis, Memory Systems, High-Performance Computing, Digi	-	
	<b>Programming</b> System Verilog, C++, C, VHDL, Bluespec SV, CUDA, OpenMP, C	OpenCL, MPI, Hadoop	
	<b>Design Tools</b> Intel Quartus, Xilinx Vivado Suite, Mentor Modelsim, Cadence novus and Voltus, Intel OpenCL SDK for FPGA, VTR Toolchair		
Research	Dynamic Composability with Partial Reconfiguration (PR)[Presentation]ECE, Carnegie Mellon UniversityMay 2020 – PresentFPGA design has, since their inception, been limited by the ASIC style of thinking where the design must be provisioned for all usage possibilities during its lifetime. PR allows breaking free from this style of thinking making each design achieve its best for every use case.To bring this specialization while still retaining the generality of the FPGA fabric is not trivial given architectural limitations and the challenge of developing a generic frameworkThis project aims to bring Service-Oriented Architecture together with PR to obtain runtime composability of modules while driving architecture design decisions in the Nexus FPGA project		
	Accelerating Harmonic Balance Analysis for RF Circuits Electrical Engineering, IIT Bombay Master's Thesis; Advisor: Prof. Sachin Patkar	[Dissertation] [Paper] May 2018 – Jul 2019	
	Implementated Harmonic Balance steady-state circuit simulation algorithm for RF circuits and modeled non-linear elements using charge-oriented Modified Nodal Analysis Optimized LU Decomposition kernel for block-sparse matrices using structure and sparsity aware tuning using the Gilbert-Peierls algorithm		
	<b>Circuit Partitioning for Distributed Simulation</b> Electrical Engineering, IIT Bombay Guide: Prof. Sachin Patkar	[Dissertation] May 2018 – Jul 2019	
	Worked on digital sequential circuit partitioning for logic simulation of Compared approaches using sub-modular set function based gre Queyranne's algorithm and graph theoretic approaches to minimize of	edy splitting based on	
Selected	FPGA Tape-Out on TSMC 28nm   Apple-funded project	18-725 <b>&amp;</b> 18-726	
Projects	Taped-Out a 4x4 FPGA fabric with fast-carry chains and on-chip SRAM Used VTR along with a self-written bitstream generator to implement the software toolchain Built test setup using a PYNQ board and a custom PCB for automated test and verification		

Selected Projects	HBM Abstraction on Stratix 10 MX   Research ProjectStudied and characterized the HBM channels using various different access patterns		
(CONTD.)	Implemented a CONNECT NoC based switch across the HBM channels to allow for specialized yet abstracted access and analyzed timing to maximize memory bandwidth		
	D-SOFT Genome Sequence Alignment on FPGA 18-643		
	Studied and implemented the D-SOFT algorithm (from the Darwin coprocessor) Compared the performance and area of an HLS-only implementation vs implementations using different NoCs to extract data-dependent parallelism	5	
	Pipelined RISC Processor		
	Designed and Implemented a 16-Bit, 6-Stage Pipelined RISC processor based on a Turing- Complete ISA in VHDL and successfully tested the implementation on a Cyclone IV E FPGA along with a self-designed UART based DMA bootloader Included branch predictor, data and control and hazard mitigation unit to improve performance		
	Simple High-Level Synthesis Tool		
	Implemented the HLS flow, generating synthesisable VHDL code, of Scheduling, and Binding for arithmetic expressions and optimized hardware synthesis with shared variable identification under resource and timing constraints input on a GUI		
	Graduate Teaching Assistant		
Teaching	18-643 Reconfigurable Logic; Prof. James HoeFall 2020	)	
	Graduate Teaching Assistant	_	
	EE619 RF IC Design; Prof. Rajesh ZeleSpring 2019Received a certificate for Excellence in Teaching AssistantshipSpring 2019	)	
	Graduate Teaching AssistantEE618 CMOS Analog IC Design; Prof. Rajesh ZeleFall 2018Received a certificate for Excellence in Teaching AssistantshipFall 2018	3	
Other	Junior Design EngineerIIT Bombay Racing, IIT BombayAug 2015 – Jul 2016		
Activities	Part of IIT Bombay Racing Team of 70 students to design and fabricate India's <b>Fastest</b> <b>Electric</b> Racecar for <b>Formula Student UK</b> , an International Racecar Competition Implemented the CAN protocol, designed onboard data acquisition and live wireless telemetry		
	National Social Service, India		
	Computer Literacy Programme and Lend Your VoiceJul 2014 – Jul 2016Volunteered in the NSS Summer Volunteering Program to teach basic computersRecorded magazines for the LYV initiative to create audiobooks for the visually challenged		
Relevant	Computer Architecture and Digital VLSI		
Courses	Reconfigurable Logic, Advanced Digital IC Design, VLSI Design, Systems Design, Testing and Verification of VLSI Circuits, Foundations of VLSI CAD, VLSI Design Lab, Processor Design		
	<b>Computer Systems</b> Intro to ML (PhD), Compiler Design, Data Structures and Algorithms, Operating Systems		
	Analog VLSI CMOS Analog VLSI Design, Mixed-Signal VLSI Design, RF Chip Design, Analog Circuits		