

Nanoscale Si-based Nonvolatile Memories

Chungwoo Kim

Samsung Advanced Institute of Technology
Mt. 14-1, Nongseo-Ri Giheung-Eup Yongin-Si, Gyeonggi-Do, Korea 449-712
cw_kim@samsung.com

ABSTRACT

In the conventional floating gate (FG) type nonvolatile memories (NVMs), the relatively thick (7-12nm) tunnel oxide layer is employed guarantee retention characteristics. A thick tunnel oxide also eases the process control in the oxide growth, thus making floating gate technology a popular choice in the semiconductor industry [1]. However, it was reported that floating gate type memory is related in low yield due to the discharge of stored negative charges through any porous in thnnel oxide under floating gate as the thickness of tunnel oxide layer becomes thinner and thinner [2]. This problem is related with high conductivity of floating gate.

Nano-crystals [3] and SONOS (silicon-oxide-nitride-oxide-silicon) memories [4] using discrete memory nodes were widely studied to overcome the problems of the conventional FG NVMs. Nano-crystal memories have been worked as a fusion of the existing flash memory technology and rapidly growing nanotechnology [5]. On the other hand, , the charge leakage from nitride layer to tunnel oxide is greatly reduced, since the stored charge in silicon nitride of SONOS memory is localized in the traps [6, 7]. The fabrication process of SONOS memory device is also compatible with high density scaled CMOS technology. For these reasons, interest in SONOS technology for next generation nonvolatile memory applications (NVMA) has been more stimulated by the possible application to portable telecommunication devices which demand lower programming voltage, lower power consumption and higher packing density.

We report characteristics of SONOS memories with short channel widths and lengths (30 nm and above) fabricated on SOI substrates using electron-beam lithography. The devices show attractive endurance and programming properties, achieve a size-independent memory window, and achieve good endurance characteristics. The large density of interface states available for trapping allows these structures to function to length scales as small as 46 nm with reproducible characteristics. The smallest memory structures tested in this effort, ~30 nm, show the existence of the trapped charge memory effect.

References

- [1] M.H. White et al, IEEE Circuits and Devices Magazine, Vol. 16, Issue 4, pp. 22 –31, July 2000
- [2] The International Technology Roadmap for Semicon-ductors (ITRS), Table 38a, 38b, 2001
- [3] S. Tiwari et al., " A silicon nanocrystals based memory", Appl. Phys. Lett. 68, 1377 (1996)
- [4] J. Bu and M. H. White, "Design Considerations in Scaled SONOS Non-Volatile Memory Devices", Solid State Electronics, 45, 113 (2001)
- [5] S.Tiwari, Farhan Rana, Kevin Chan, Hussein Hanafi, Wei Chan, and Doug Buchanan "Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage", IEDM Tech. Dig., p.521-524, 1995
- [6] Marvin H. White and Yang Larry, IEEE Transactions on Components, Packing and Manufacturing Technology PART A, VOL.20, NO.2, June, 1997
- [7] Shin-ichi Minami and Kazuaki Ujiie, IEICE Trans. Electron., VOL.E77-C, No.8, Aug., 1994