Energy-adaptive Polar Coding: Trading Off Reliability and Decoding Energy with Adaptive Polar Coding Circuits

Haewon Jeong, Christopher G. Blake, and Pulkit Grover
haewon@cmu.edu, christopher.blake@mail.utoronto.ca, pulkit@cmu.edu

Abstract—To be considered for the 2017 IEEE Jack Keil Wolf ISIT Student Paper Award. Recent works have found that using a long and complicated error correcting code (ECC) designed for the worst-case error probability requirement wastes excessive total system energy (transmit + circuit energy) when the error probability requirement is much higher than the worst case. We propose a novel adaptive polar coding strategy that adjusts the decoder circuit to consume minimal decoding circuit energy at each given target error requirement. By combining Thompson’s VLSI theory and scaling analysis of polar codes, we provide upper bounds on energy, area, and time complexity of polar decoding circuits in terms of target block error probability. Comparison of the upper bounds for non-adaptive polar coding and our proposed adaptive polar coding showed that the adaptive coding strategy has a scaling-sense gain in decoding energy with little circuit area overhead when there is a large gap between the worst-case and typical target error rate requirements.

I. INTRODUCTION

Recent work has shown that codes that approach Shannon capacity are necessarily sub-optimal when the minimization of the total communication energy (i.e., encoding/decoding circuit energy + transmit energy) is taken into account instead of only transmit energy [13]. The lower bounds proved in [5], [12], [13] state that total energy cost must grow to infinity as target error probability $P_e$ approaches 0. This suggests that to be energy-optimal, we should use different coding schemes for different target error probabilities [10].

However, designing different codes for each different target $P_e$ requires high circuit area cost, and also high design cost. To save energy consumed when using ECC with minimal circuit area and design overhead, “energy-adaptive coding” was proposed in our previous work [18]. The idea of energy-adaptive coding, which builds on rate-adaptive codes, is to use one code which can adjust its decoding complexity so that it can adapt energy consumption as target error rate changes. It was shown using simulations that an adaptive code design based on low-density-parity-check codes saves up to 2x energy at a lower precision requirement.

In this work, we extend the simulation-based analysis in [18] to theoretical analysis to examine whether adaptive coding strategies can save decoding energy in scaling sense over non-adaptive coding strategies. Our goal is to give asymptotic scaling of decoding energy required using adaptive coding strategies in terms of block error probabilities. For this goal, we propose another energy-adaptive coding scheme based on polar codes [3] since they have a hierarchical structure that can be conveniently utilized for adaptive coding strategies. Polar codes are suitable for theoretical analysis of adaptive coding strategy as they not only achieve Shannon capacity but also their finite-length scaling rules are rigorously studied [14], [16], [24].

For our analysis, we consider a varying-target-error-rate scenario in which the lowest $P_e$ requirement (worst-case) approaches 0 while more frequent $P_e$ (typical) requirement remains constant. Under this scenario, we derive upper bounds on energy, area, and time complexity of the proposed energy-adaptive polar coding strategy and compare them against non-adaptive polar coding. The comparison shows that integrative implementation of adaptive polar coding saves decoding energy approximately by $\log \frac{P_e^{\text{typical}}}{P_e^{\text{worst}}}$ factor at typical target $P_e$, while having no scaling-sense circuit area overhead.

The proposed adaptive coding strategy can be useful for devices that run applications with varying target error rate requirements such as cell phones that receive packets for video/audio streaming (high $P_e$ tolerance) and also for program instructions (very low $P_e$ tolerance). It can be beneficial for wireless sensor networks as well since wireless sensor nodes often have limited or unreliable energy sources and hence might have to adapt their coding schemes based on their energy level by sacrificing data reliability [17], [27].

Using ECC in an adaptive fashion is not a new idea. Rate-adaptive (rate-compatible) codes that use a single encoder/decoder pair for codes with different rates were proposed to maximize communication rate when channel is time varying [1], [8], [15], [23], [26]. Adaptive successive cancellation list decoding for polar codes was studied to improve the minimum distance of polar codes with lower decoding complexity [21]. Rateless polar codes introduced in [22] were designed to adapt to unknown channels by incrementally freezing more bits. Our approach is similar to previous adaptive coding ideas in the sense that we reduce circuit area by building an ECC solution that uses one encoder/decoder pair for many different situations. However, our goal of adapting a code is not to maximize the data transmission rate, but to minimize

1We thank Rüdiger Urbanke for suggesting polar codes for an energy-adaptive coding strategy at Allerton, 2015.
decoding energy for a fixed channel and varying target error requirements. Also, in contrast to previous works that deal with a varying channel, we consider a scenario where a channel is fixed but target error rate at the receiver varies.

Area/energy/time analyses given here are all upper bounds obtained from a “mesh-network” based decoder construction [6]. We chose mesh network structure since it was shown that the mesh network implementations achieve the energy lower bound for polar decoders within poly-logarithmic factors [6]. The regular structure of mesh networks is easy to analyze and yet it is an efficient layout for planar circuits. Ideally, we should compare an energy lower bound of non-adaptive strategy with our upper bound of adaptive strategy (rather than comparing two upper bounds) in order to show fundamental energy savings with the adaptive strategy. However, assuming that the relationship between $P_e$ and $N$ given in Theorem 1 is tight, our comparison does conclusively show that adaptive strategy outperforms the non-adaptive strategy in scaling sense. This is because the non-adaptive strategy’s bound is tight within poly-logarithmic factors [6]. Finally, we want to note that our analysis is limited to decoding energy only. Including encoding and transmit energy would be our future work.

Our key contributions are summarized as follows:

- Showing that the proposed adaptive coding strategy has scaling-sense gain in decoding energy with little circuit area overhead in comparison to non-adaptive coding when there is a wide range of target error rate requirements.
- Proposing a way of using polar decoders flexibly depending on how much communication reliability we can sacrifice in exchange for energy savings.

In Section II, we introduce a few definitions and channel and circuit model that we use in the paper. In Section III, we provide our construction of energy-adaptive polar coding strategy. Then we state our main result on area, time, and energy upper bounds of adaptive polar codes in Section IV. The advantage of using adaptive polar codes in terms of time and energy is quantified using this main result. Proof overview of the main result is given in Section V.

II. MODEL, DEFINITIONS, PRELIMINARIES

A. Channel Model

A transmitter encodes $k$ bits of message $x$ into an $n$-bit codeword $z$ and sends $z$ over a channel $W$ ($n > k$). We will denote this coding scheme as $(n, k)$ code and the rate of the coding scheme is $R = \frac{k}{n}$ (bits/channel use). Throughout this work, we will assume that the channel $W$ is a binary symmetric channel (BSC) with flip probability $p_{ch}$, denoted by BSC($p_{ch}$). This channel model is equivalent to hard-decision decoding under additive white Gaussian noise (AWGN) channel with binary phase shift keying (BPSK). Also, we denote the target block error probability by $P_e$, and we assume that there are different target error probability requirements for different applications at the receiver end. We denote a scenario where the worst-case target block error probability is $P_{e, worst}$ and typical target block error probability is $P_{e, typ}$ as a $(P_{e, typ}, P_{e, worst})$ scenario. By $P_{e, typ}$, we mean informally a more frequently required error probability at the receiver. For instance, if a device requires error rate $10^{-3}$ for 70% of the time, and $10^{-6}$, $10^{-9}$, $10^{-12}$ for 10% of the time each, $P_{e, typ} = 10^{-3}$ and $P_{e, worst} = 10^{-12}$.

B. Coding and Decoding Schemes

Definition 1 ((n, R, E, D) Coding Scheme). An $(n, R, E, D)$ coding scheme consists of a code of rate $R$, an encoding function $E : 2^{nR} \rightarrow 2^n$ and a decoding function $D : Y^n \rightarrow 2^{nR}$, where $Y$ is the set of channel output alphabet, $n$ is the block length and $R$ is rate of the code.

Definition 2 ($(N, R, W)$ Polar Coding). An $(N, R, W)$ polar code is a polar code with length $N$ and rate $R$ which is designed for a channel $W$.

We will not discuss the design of polar codes in this paper for which we refer the readers to [3], [25]. We will use successive cancellation (SC) decoding for polar codes as defined by Arıkan in [3]. The following theorem showed the gap-to-capacity performance of SC decoders [14, Theorem 3].

Theorem 1. There is an absolute constant $\mu < \infty$ such that the following holds. Let $W$ be a binary-input memoryless output-symmetric channel with capacity $I(W)$. Then there exists $a_W < \infty$ such that for all $\epsilon > 0$ and all powers of two $N \geq a_W(1/\epsilon)^{\mu}$, a polar code with block length $N$ and rate $I(W) - \epsilon$ achieves a block error probability of at most $2^{-N^{1-\mu}}$ for communication over $W$ by SC decoding algorithm.

C. Circuit Model

Our circuit model follows the model in [13] that adapts Thompson’s VLSI model [7]. We assume that a circuit Ckt is made of nodes and wires. Nodes can be input, output or computational nodes. Ckt carries out a computation Comp by communicating bits over the wires. We use a metric called bit-meters as an estimate of circuit energy. It was introduced in [13] as a good approximation of energy expended for communicating bits over a medium, especially metal wires. Also, experimental work has shown that energy spent on wires is a major energy cost on modern VLSI circuits [10].

Definition 3 (bit-meters of a wire and of a circuit). Bit-meters cost of a wire for a computation Comp is

$$\text{bit-meters}_{\text{Comp}}(\text{wire}) = B \cdot d$$

where $B$ is the number of bits moved through wire during the computation Comp and $d$ is the Euclidean distance of wire. Bit-meters cost of a circuit for a computation Comp is

$$\text{bit-meters}_{\text{Comp}}(\text{Ckt}) = \sum_{\text{wire in Ckt}} \text{bit-meters}_{\text{Comp}}(\text{wire}).$$

Circuit energy for Ckt that implements Comp can be estimated using the following equation.

$$E(Ckt) = \mu \cdot \text{bit-meters}_{\text{Comp}}(Ckt)$$
where $\mu$ is the coefficient of information friction.

For estimating circuit area upper bounds, we follow the assumptions given in [7, Assumption U1-U2]. We assume that a node has at most $O(1)$ input wires and $O(1)$ output wires, and each of its wires is $O(1)$ units long. Total circuit area is upper bounded using the smallest bounding rectangle that covers all nodes and wires.

D. Mesh Network Circuit Implementation

Definition 4 (Processing Cells and $N$-cell Mesh Network). A processing cell (in short, a cell) is a two-dimensional array of computational nodes that takes a certain set of inputs and produces a set of outputs. A cell can exchange messages with its adjacent cells. An $N$-cell mesh network is a $\sqrt{N}$-by-$\sqrt{N}$ square grid of processing cells in which cell $i$’s ($i = 1, \ldots, N$) are placed equal distance apart. Cells in a mesh network have interconnections with all its nearest neighboring cells.

Definition 5 ($M$-cell sub-mesh). An $M$-cell sub-mesh of an $N$-cell mesh network is a rectangular grid of $M$ cells ($M < N$) in the $N$-cell mesh.

E. SC Decoding on Mesh Network

We now briefly discuss how SC decoding of an $(N, R, W)$ polar code can be implemented using an $N$-cell mesh network. More detailed explanations are given in Appendix A. Cell $i$ in the mesh will take the $i$-th channel output $y_i$, and produce the $i$-th decoded bit $\hat{u}_i$. To complete SC decoding of an $N$-length polar code, we have to compute $N \log N$ likelihood ratio (LR) values [3] and $N((\log N - 1)$ combiner bits (CBs), also known as partial sums [4], [9]. Each cell will be responsible for computing $\log N$ LRs and $(\log N - 1)$ CBs. The computation of LR/CB values is carried out in a recursive fashion. More precisely, a new LR value is computed from two previously computed LR values (and the same is done for CB computations). A cell will acquire two previously computed values by sending a request message on the mesh, and the message will be routed until it reaches the cell that contains the requested value. After getting replies with the requested values, a cell will execute simple arithmetic operations on them to produce the new LR/CB value.

F. Problem Statement

In this paper, we consider a problem of constructing an adaptive polar coding strategy for a $(P_{\text{e,typ}}, P_{\text{e,worst}})$ scenario, a fixed channel BSC($p_{ch}$), and a fixed rate $R$ that adapts its encoding and decoding functions depending on the given target block error probability $P_e$. We investigate required decoding circuit energy, decoder circuit area, and clock cycles to achieve typical block error probability $P_{e,typ}$ of an adaptive polar coding strategy designed for a $(P_{\text{e,typ}}, P_{\text{e,worst}})$ scenario.

III. ENERGY-ADAPTIVE POLAR CODING

We first define a general $L$-level adaptive coding strategy.

Definition 6 ($L$-level Adaptive Coding Strategy). An $L$-level adaptive coding strategy consists of $L$ different coding schemes, $\mathcal{C}_1 = (n_1, R_1, \mathcal{E}_1, \mathcal{D}_1), \ldots, \mathcal{C}_L = (n_L, R_L, \mathcal{E}_L, \mathcal{D}_L)$, and a level selection rule $\mathcal{L} : E \rightarrow \{\mathcal{C}_1, \mathcal{C}_2, \ldots, \mathcal{C}_L\}$ where $E$ is a set of environment parameters e.g., target error probability $P_e$ or channel SNR. We will call $\mathcal{C}_1$ as the 1-st level code of $(N, R, W, L)$ adaptive coding strategy.

Example 1 (Example of 2-level Adaptive Coding Scheme). Let the channel be binary erasure channel (BEC) with erasure probability $p_e$. Let $\mathcal{C}_1 = (6, 1/2, \mathcal{E}_1, \mathcal{D}_1)$ where $\mathcal{E}_1$ is encoding a repetition code with rate $1/2$, i.e.,

$$\mathcal{E}_1 : (u_1, u_2, u_3) \rightarrow (u_1, u_1, u_2, u_2, u_3, u_3).$$

$D_1 : \{0, 1, E\}^6 \rightarrow \{0, 1\}^3$ decodes $(\hat{u}_1, \hat{u}_2, \hat{u}_3)$ by any of bits that are not erased and if both of the repeated bits are erased guess the bit to 0. Let $\mathcal{C}_2 = (6, 1/3, \mathcal{E}_2, \mathcal{D}_2)$ where $\mathcal{E}_2$ and $\mathcal{D}_2$ an encoding and a decoding function of a repetition code with 3 repetitions. Let the level selection rule as follows:

$$\mathcal{L}(p_e) = \begin{cases} \mathcal{C}_1, & \text{if } p_e > 0.3 \\ \mathcal{C}_2, & \text{otherwise} \end{cases}$$

This is a 2-level adaptive code that switches between two different rates, 1/2 and 1/3, depending on the channel condition.

Now let us define $L$-level energy-adaptive polar coding. We call this construction energy-adaptive polar coding because block length and rate are fixed and the only aspect changing over different levels is computational energy for encoding and decoding. The underlying idea in the design of adaptive polar coding is to divide a long polar code into smaller sub-blocks and encode/decode them in parallel as separate smaller polar codes. For an $L$-level energy-adaptive polar code, $\mathcal{C}_L$ would be a polar code with length $N$. Then the $(L-1)$-th level coding scheme divides the code into two $N/2$ sub-blocks and uses the blocks as $N/2$-length polar codes. At the $(L-2)$-th level the sub-blocks will be divided into two again. The construction is formally defined in the following definition.

Construction 1 ($L$-level Energy-Adaptive Polar Coding). An $(N, R, W, L)$ energy-adaptive polar coding is an $L$-level adaptive coding strategy with $\mathcal{C}_1 = (N, R, \mathcal{E}_1, \mathcal{D}_1), \ldots, \mathcal{C}_L = (N, R, \mathcal{E}_L, \mathcal{D}_L)$. The $l$-th level code is divided into sub-
blocks of length \( n_t = N/2^{L-1} \) and \( n_1 \) satisfies the following condition:
\[
n_1 \geq a_W (1/(I(W) - R))^\mu \tag{4}
\]
where \( a_W \) and \( \mu \) are constants from Theorem 1. We denote \( \mathcal{E}'_l \) and \( \mathcal{D}'_l \) as the encoding and decoding functions for an \((n_1, R, W)\) polar code. Then, \( \mathcal{E}_l \) and \( \mathcal{D}_l \) are written as follows:
\[
\mathcal{E}_l(u_1^n_R) = \mathcal{E}'_l(u_1^{n_1 R}) \circ \mathcal{E}'_l(u_2^{n_2 R}) \circ \cdots \circ \mathcal{E}'_l(u_N^{n_N R})
\]
\[
\mathcal{D}_l(y_1^n_R) = \mathcal{D}'_l(y_1^{n_1}) \circ \mathcal{D}'_l(y_2^{n_2}) \circ \cdots \circ \mathcal{D}'_l(y_N^{n_N})
\]
where \( \circ \) denotes the vector concatenation and \( v_i^j \) denotes \((v_1, \ldots, v_j)\) of a vector \( v \). Level selection rule \( \mathcal{L} : P_e \rightarrow \{C_1, C_2, \ldots, C_L\} \) is given as
\[
\mathcal{L}(P_e) = C_l \text{ where } l^* = \min \{ l \mid 2^{L-l-n_1^49} \leq P_e \},
\]
where \( P_e \) is target block error probability.

This level selection rule \( \mathcal{L}(P_e) \) ensures that block error probability of the chosen level is smaller than \( P_e \). However, this is a conservative selection rule based on the theoretical guarantee of SC decoding in Theorem 1 and the union bound. For a better understanding, we provide an example of 3-level energy-adaptive polar coding strategy in Fig. 1.

We discuss two different ways to implement adaptive coding strategies. We call an implementation of an \( L \)-level adaptive coding as “naive” if it consists of \( L \) separate sub-circuits dedicated to each different level. In other words, Subckt_1 implements an encoding and a decoding function for level \( 1 \), \( \mathcal{E}_1 \) and \( \mathcal{D}_1 \). When the \( l \)-th level decoding scheme \( C_l \) is used, only Subckt_\( l \) will be activated. Any non-naive implementation is called “integrative” implementation. Unlike the naive implementation, an integrative implementation can reuse the same circuit for encoding and decoding of different levels. This can reduce the total area occupied by the circuit in comparison to naive implementation. At the same time, because integrative implementations do not have specialized sub-circuits for each adaptive level, the computation can suffer from more delay or require more energy. We will denote naive implementation with the subscript adapt-naive, integrative implementation with adapt-int, and non-adaptive implementation with adapt-int.

IV. MAIN RESULTS

In our main theorem, we compare decoding circuit energy, circuit area, and computation time of non-adaptive polar coding and adaptive polar coding implementations under a \((P_e,typ, P_e, worst)\) scenario.

**Theorem 2.** Under a \((P_e,typ, P_e, worst)\) scenario and \( \delta \) being 0.0205, decoding circuit energy required to achieve \( P_e,typ \) is upper bounded by
\[
E_{non-adapt} = O\left( \log^{3+\delta} \frac{1}{P_e, worst} \left( \log \log \frac{1}{P_e, worst} \right)^4 \right)
\]
\[
E_{adapt-naive} = O\left( \log^{2+\delta} \frac{1}{P_e, worst} \left( \log \log \frac{1}{P_e, worst} \right)^4 \right)
\]
\[
+ \log \left( \frac{1}{P_e, typ} \right)^{1+\delta} \left( \log \left( \log \log \frac{1}{P_e, worst} + \log \frac{1}{P_e, typ} \right) \right)^4 \right)
\]

\[
E_{adapt-int} = O\left( \log^{2+\delta} \frac{1}{P_e, worst} \left( \log \log \frac{1}{P_e, worst} \right)^{1+\delta} \left( \log \log \frac{1}{P_e, worst} \right)^2 \right)
\]
\[
\left( \log \left( \log \log \frac{1}{P_e, worst} + \log \frac{1}{P_e, typ} \right) \right)^2 \right)
\]

\[
\text{Circuit area of the decoders is upper bounded by}
\]
\[
A_{non-adapt} = O\left( \log^{2+\delta} \frac{1}{P_e, worst} \left( \log \log \frac{1}{P_e, worst} \right)^2 \right)
\]
\[
A_{adapt-naive} = O\left( \log^{2+\delta} \frac{1}{P_e, worst} \left( \log \log \frac{1}{P_e, worst} \right)^3 \right),
\]
\[
A_{adapt-int} \text{ has same scaling-sense upper bound as } A_{non-adapt}.
\]

**Number of clock cycles required to achieve \( P_e,typ \) is upper bounded by**
\[
T_{non-adapt} = O\left( \log^{3+\delta} \frac{1}{P_e, worst} \left( \log \log \frac{1}{P_e, worst} \right)^2 \right)
\]
\[
T_{adapt-naive} = O\left( \log \left( \log \log \frac{1}{P_e, worst} + \log \frac{1}{P_e, typ} \right)^{3+\delta} \right)
\]
\[
\left( \log \left( \log \log \frac{1}{P_e, worst} + \log \frac{1}{P_e, typ} \right) \right)^2 \right)
\]
\[
\text{and } T_{adapt-int} \text{ has same scaling-sense upper bound as } T_{adapt-naive}.
\]

The theorem shows the following relations:
- \( E_{non-adapt} > E_{adapt-int} > E_{adapt-naive} \)
- \( A_{adapt-naive} > A_{non-adapt} \approx A_{adapt-int} \)
- \( T_{non-adapt} > T_{adapt-naive} \approx T_{adapt-int} \)

Naive-adaptive implementation, which simply instantiates a different circuit for each level, is most energy-efficient at the cost of the larger overall area. Integrative implementation of adaptive coding saves energy by approximately \( \log \frac{1}{P_e, worst} \) factor compared to \( E_{non-adapt} \), but still requires more energy than \( E_{adapt-naive} \). However, it does not have any additional circuit area cost in order sense. Furthermore, computation time for achieving \( P_e,typ \) with integrative-adaptive implementation is smaller than non-adaptive coding.

V. PROOF OVERVIEW

The main idea of this proof is combining the results of Guruswami et al. [14] on the scaling exponent of polar codes and the results of Blake et al. [6] which analyzed the energy complexity of SC polar decoders on a mesh network. Lemma 3-5 present upper bounds on time, area, and energy complexity of energy-adaptive polar decoding by giving a concrete SC decoder construction based on a mesh network. Finally, the last lemma connects the selection rule of adaptive level with a \((P_e,typ, P_e, worst)\) scenario.

**Lemma 3.** Circuit area of a non-adaptive polar decoder of block length \( N \) is upper bounded by
\[
A_{non-adapt} = O(N \log^2 N),
\]
and circuit area for an \((N, R, W, L)\) adaptive polar coding
The area upper bound for $A$ computation at each level. Level-selection bits are additional memory for frozen bit information at each circuit into the adaptive circuit only requires $\mathcal{O}(\log N)$ area required by additional circuit elements for converting a circuit into the adaptive circuit only requires $\mathcal{O}(\log N)$ area. A rigorous analysis given in Appendix A.

Similarly, we can show that a decoder circuit for the $l$-th level code of $(N,R,W,L)$ adaptive polar coding can be implemented on an $N$-cell mesh network where each cell takes $\mathcal{O}(\log^2 N)$ area. Hence $A_{\text{adaptive-naive}} = O(\sum_{i=1}^{L} N \log^2 n_i) = O(L \cdot N \log^2 N)$.

To prove the upper bound on $A_{\text{adaptive-int}}$, we now quantify area required by additional circuit elements for converting a non-adaptive $N$-cell mesh network decoder into an adaptive decoder. A cell needs an additional input for level-selection bits, additional memory for frozen bit information at each level, and additional instructions on when to start/end the cell’s computation at each level. Level-selection bits are $\log L$ bits long, which is upper bounded by $\mathcal{O}(\log \log N)$ since $L \leq \log N$. Frozen bit information requires $L$-bit memory in each cell which is upper bounded by $\mathcal{O}(\log N)$. Finally, additional instructions require $C \cdot L$ area which is $\mathcal{O}(\log N)$. In all, the additional circuit elements to turn the non-adaptive decoding circuit into the adaptive circuit only requires $\mathcal{O}(\log N)$ area in each cell. Hence a cell for the adaptive polar coding circuit can still be implemented in $\mathcal{O}(\log N)$-by-$\mathcal{O}(\log N)$ rectangle. The area upper bound for $A_{\text{adaptive-int}}$ is thus $\mathcal{O}(N \log^2 N)$.

**Lemma 4.** Number of clock cycles for SC decoding an $N$-length non-adaptive polar code is upper bounded by

$$T_{\text{non-adapt}} = \mathcal{O}(N^{1.5} \log^2 N).$$

Number of clock cycles for decoding the $l$-th level coding scheme of an $(N,R,W,L)$ adaptive polar coding is upper bounded by

$$T_{\text{adapt}}^{(l)} = \mathcal{O}(n_l^{1.5} \log^2 n_l)$$

$$T_{\text{adapt-int}}^{(l)} = \mathcal{O}(n_l^{1.5} \log^2 n_l).$$

**Proof.** Refer to Appendix B.

**Lemma 5.** Bit-meters energy estimate of SC decoding for a $N$-length non-adaptive polar code is upper bounded by

$$E_{\text{non-adapt}} = \mathcal{O}(N^{1.5} \log^4 N)$$

and bit-meters energy estimate of decoding the $l$-th level coding scheme of an $(N,R,W,L)$ polar coding is upper bounded by

$$E_{\text{adapt}}^{(l)} = \mathcal{O}(N R n_l^{0.5} \log^4 n_l)$$

$$E_{\text{adapt-int}}^{(l)} = \mathcal{O}(N R n_l^{0.5} \log^2 N \log^2 n_l).$$

**Proof.** During one clock cycle, $\mathcal{O}(\log N)$ bits need to move at most $\mathcal{O}(\log N)$ distance within one cell. Since only one cell is active at a time in non-adaptive polar decoding, bit-meters during one clock cycle is upper bounded by $\mathcal{O}(\log^2 N)$. Combining this with Lemma 4 gives the upper bound (11).

Upper bounds on $E_{\text{adapt}}^{(l)}$ and $E_{\text{adapt-int}}^{(l)}$ can be proved similarly. The only differences are that $N/n_l$ cells are active during one clock cycle in adaptive circuits and that bit-meters during one clock cycle are upper bounded by $\mathcal{O}(\log^2 n_l)$ in naive implementation and by $\mathcal{O}(\log^2 N)$ in integrative implementation. □

**Lemma 6.** Let us consider using $(N,R,W,L)$ adaptive polar coding under a $(P_{e,\text{worst}}, P_{e,\text{typ}})$ scenario. Then the following holds with $\delta = 0.0205$.

1) Any $N$ that satisfies

$$N \geq \left( \frac{\log N}{P_{e,\text{worst}}} \right)^{2+2\delta},$$

meets $P_{e,\text{worst}}$ condition.

2) Any $n_l$ that satisfies

$$n_l \geq \left( \frac{\log N + \log \frac{1}{P_{e,\text{worst}}}}{P_{e,\text{typ}}} \right)^{2+2\delta},$$

meets $P_{e,\text{typ}}$ condition.

**Proof.** Refer to Appendix C. □

We want to mention that $\delta$ here is 0.0205 since we directly apply Theorem 1. We can make $\delta$ to be arbitrarily small, but then the condition on $n_l$ in (4) have to be much larger.

Theorem 2 can be obtained by substituting $N$ and $n_l$ in Lemma 3-5 with the result given in Lemma 6.
VI. FUTURE WORK

Extending our work on SC decoding to other decoding algorithms, e.g., belief-propagation decoding [2] or linear-program decoding [11], is an interesting direction of future study. A particular challenge we may find in their analysis is that their finite-length analysis may be difficult. However, in practice, their performance may be comparable, or even better, than the theoretically analyzable construction herein.

APPENDIX A

PROOF OF LEMMA 3

In this proof, we will focus on how a processing cell can be implemented in $O(\log N)$-by-$O(\log N)$ area.

Before delving into analyzing the structure of a cell, we first briefly recap SC decoding process. Let us first introduce some notations. $L_N^{(i)}(y_1^N, \hat{u}_{i-1}^{i-1})$ denotes the likelihood ratio of the $i$-th bit of $N$-length polar code given the channel output $y_1^N$ and previously decoded bits $\hat{u}_1^{i-1}$:

$$L_N^{(i)}(y_1^N, \hat{u}_{i-1}^{i-1}) = \frac{W_N^{(i)}(y_1^N, \hat{u}_{i-1}^{i-1} | \hat{u}_i = 0)}{W_N^{(i)}(y_1^N, \hat{u}_{i-1}^{i-1} | \hat{u}_i = 1)}$$

where $W$ denotes channel transition probability. We will use $L_N^{(i)}$ as an abbreviation of $L_N^{(i)}(y_1^N, \hat{u}_{i-1}^{i-1})$. Also, we will use $v_{i,e}^{1}$ and $v_{i,o}^{1}$ to denote even-indexed terms and odd-indexed terms in the vector $v_i^{1}$, respectively. $v^{(i)}$ denotes the $i$-th term in the vector $v$. Now The following $L_N^{(i)}$’s can be computed recursively using the following relations [3]:

$$L_N^{(2i-1)}(y_1^N, \hat{u}_{i-1}^{2i-2}) = L_N^{(2i-1)}(y_1^{N/2}, \hat{u}_{i-1, o}^{2i-2} \oplus \hat{u}_{i-1, e}^{2i-2}) \cdot L_N^{(2i-1)}(y_{N/2}^N, \hat{u}_{i, o}^{2i-2} \oplus \hat{u}_{i, e}^{2i-2})$$

$$L_N^{(2i)}(y_1^N, \hat{u}_{i-1}^{2i-1}) = L_N^{(2i)}(y_{N/2}^N, \hat{u}_{i, o}^{2i-2} \oplus \hat{u}_{i, e}^{2i-2}) \cdot L_N^{(2i)}(y_{N/2}^N, \hat{u}_{i, o}^{2i-2} \oplus \hat{u}_{i, e}^{2i-2})$$

with the base case

$$L_N^{(1)}(y_i) = \frac{W(y_i | \hat{u}_i = 0)}{W(y_i | \hat{u}_i = 1)}$$

We will divide the computation into two parts, likelihood ratio (LR) computation and combiner bit (CB) computation. Combiner bits were referred to as partial sums in the previous literature [4], [9], [19], [20].

It is hard to see CB computation in (14-15). We will generalize the notations to make the CB computation clearly seen in recursive equations. We will use $y$ to denote a vector of length $n$ which can be any sub-vector of the channel output $y_1^N$ and $n$ can be any number among $N, N/2, \cdots, 1$. Most importantly, we introduce a new vector, $b_n(y)$, which we call a combiner bit vector for the vector $y$, where $y$ is a length-$n$ sub-vector of the channel output. The combiner bit vector $b_n(y)$ can be thought of as the second term in the $L_N^{(i)}$ computation and it also has length $n$. Using these notations, we rewrite (15) as follows:

$$L_n^{(2i)}(y, (b_n(y))^2i-1)$$

$$= [L_n^{(i)}(y_1^{n/2}, (b_n(y))^{2i-2} \oplus (b_n(y))^{2i-2})]^{1-2b_n^{(2i-1)}(y)}$$

$$\cdot L_n^{(2i)}(y_{n/2}^{n}, (b_n(y))^{2i-2})$$

$$= [L_n^{(i)}(y_1^{n/2}, (b_n(y)_{n/2}^{n})^{2i-1})]^{1-2b_n^{(2i-1)}(y)}$$

$$\cdot L_n^{(2i)}(y_{n/2}^{n}, (b_n(y)_{n/2}^{n})^{2i-1})$$

(17)

From (17), we can derive the recursive relation between combiner bit vectors:

$$b_n^{(i)}(y_{n/2}^{n}) = b_n^{(2i-1)}(y) \oplus b_n^{(2i)}(y)$$

$$b_n^{(i)}(y_{n/2}^{n}) = b_n^{(2i)}(y)$$

(18)

Combiner bits must be computed separately through this recursive relation in order to carry out LR computation as they are necessary to combine two $L_n^{(i)}$’s in (17). The recursive equations for combiner bits can be computed in the opposite direction of likelihood ratios, $L_n^{(i)}(y, b)$’s. Computing $L_n^{(i)}(y, b)$’s starts from the base case $L_1^{(i)}(y)$’s then $L_2^{(i)}$’s and so on. On the other hand, $b_n^{(i)}(y)$’s are computed from the base case $b_N^{(i)}(y_N^N) = \hat{u}_i$ then $b_n^{(i)}$’s and so on. As we can describe the recursive formula for likelihood ratios on a butterfly-like network, we can do the same for the combiner bit formula (see Fig. 3).

We now describe the job of each cell on a mesh network for SC decoding process. The $i$-th cell (Cell $i$) takes one input, $y_i$, and outputs a decoded bit, $\hat{u}_i$. To decode the $i$-th bit, Cell $i$ has to compute $L_N^{(i)}$. During the recursive computation process to compute $L_N^{(i)}$, it computes $\log N$ LR values and ($\log N - 1$) CB values that are on the $i$-th row of the butterfly-like network graphs. By this choice, one of two values required at each recursion stage is obtained in the same cell and hence a cell has to communicate with only one other cell which greatly reduces the communication cost.

In our implementation, we adopt lazy evaluation, which means we start the computation from the final values of the recursion and intermediate values are computed only when they are requested (call-by-need). It was explained as left-to-right implementation in [3]. Also, we assume that LR values are $M$-bit floating numbers.

As briefly explained in Section II-E, a mesh network executes SC decoding by exchanging messages. The format of messages is explained in Table I. After each cell received the corresponding channel output, the decoding process starts by the request message for $\text{LR, 1, log}N$. Then a cell searches its instruction set to find required values to compute $\text{LR, 1, log}N$. It then sends out request messages to retrieve those values. After it receives the value return messages for all required values, it computes $\text{LR, 1, log}N$, then decode the first bit $\hat{u}_1$. It ends its role by sending out the request message for the next cell, $\text{LR, 2, log}N$. When
Fig. 3. This is the graph representation of recursive calculation of combiner bits when code length is 8. Each node represents one value of combiner bits and each column is one stage of recursion. The labels above the nodes are our notation of combiner bits and the labels below the nodes are actual values of the combiner bit. The leftmost nodes are the values in the first recursion stage which are simply decoded bits \( \hat{u}_1 \) to \( \hat{u}_8 \), and all the other nodes are XOR sums of the bits connected from their left edges. Combiner bits that are required during likelihood ratio computation are marked with a red circle. The other bits are only intermediate values to compute red-marked bits. We can see that the bottom half nodes at the third recursion stage and all the nodes in the last recursion stage do not have to be computed since they are not red-marked nor used to compute any red-marked nodes.

![Diagram of a cell showing the interconnections between the units](image)

**Fig. 4.** A diagram of a cell showing the interconnections between the units in the cell.

**Table I**

<table>
<thead>
<tr>
<th>Request Message Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>[REQ, input sel, dest addr, src addr]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Value Return Message Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>[VAL, input sel, dest addr, src addr]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Destination/Source Address Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>[LR/CB, cell addr, reg addr]</td>
</tr>
</tbody>
</table>

**Remark:** Both types start with one-bit information \( \text{REQ}/\text{VAL} \) denoting whether the message is a request or a value return followed by three-bit information \( \text{input sel} \) that indicates which input the message is for among \( \alpha_1, \alpha_2, \gamma, \alpha_3, \) and \( \alpha_4 \), \( \text{dest addr} \) that follows is \( \log N \)-bit destination address. The only difference between request and value return messages is the last element in a message. A request message has a \( \log N \)-bit source address, \( \text{src addr} \), since the destination cell has to reply back to the source cell. A value return message has \( \text{value} \) as the last component in the message. \( \text{value} \) is either a \( M \)-bit floating-point LR value or an one-bit CB value.

When a cell receives a request message directed to it, it first searches its registers to check whether the requested value is already computed. If it is, it will reply a value return message to the source cell that sent the request message. Otherwise, it will start computing the request message. When the computation is complete, it saves the computed value to the corresponding register and sends the value return message to the source cell. A tricky part of this implementation is that a cell always has to send a request message to itself while computing a value. Hence it has to process a new request message, before completing the ongoing computation. We implement a request stack to track the request messages it has received so that it can come back to the original process before receiving a new request message.

A cell consists of 6 different units:

- **Addressing processing unit (APU)**
  - APU processes incoming/outgoing messages and decide which direction to route the message to.
- **Transceiver**
  - A transceiver exchanges messages of length \( O(\log N) \) bits with the adjacent nodes in up/down/left/right directions.
- **LR computation unit**
  - An LR computation unit has an arithmetic logic and registers to store previously computed LR values at the cell. An LR arithmetic logic takes two \( M \)-bit inputs \( \alpha_1 \) and \( \alpha_2 \), and one-bit input \( \gamma \) (when \( i \) even) and outputs \( M \)-bit \( \beta_1 \):
    \[
    \beta_1 = \left( \frac{\alpha_1 \cdot \alpha_2}{\alpha_1 + \alpha_2} \right) \quad (19)
    \]
    when \( i \) is odd and it computes
    \[
    \beta_1 = \alpha_1^{(1-2\gamma)} \alpha_2 \quad (20)
    \]
    when \( i \) is even.
  - **CB computation unit**
An CB computation unit also has an arithmetic logic and registers to store previously computed CB values at the cell. A CB arithmetic logic takes two one-bit inputs \( \alpha_3 \) and \( \alpha_4 \) and outputs \( \beta_2 \). It computes
\[
\beta_2 = \alpha_3 \oplus \alpha_4 \tag{21}
\]
when \( i \) is odd and it simply sets
\[
\beta_2 = \alpha_3 \tag{22}
\]
It also has registers to store previously computed CB values at the cell.

- Instruction set
For the computation of an LR value, we need two or three inputs, and for the CB computation, we need one or two inputs. An instruction set has information on which values to request at each stage. It stores messages to send out to request a value.

- Request stack
Finally, we need a request stack due to the lazy evaluation strategy. If a cell is sending a request to itself, it has to halt the ongoing computation and start the requested computation. In this case, it saves the previously running computation in the request stack.

A diagram of a cell with all its units and the interconnections between them is shown in Fig. 4.

**Proof.** Let us examine how much area each element requires. It was shown that transceiver and APU for routing on an \( N \)-cell mesh can be implemented in \( O(\log N) \) area [7]. An LR computation unit requires \( O(\log N \cdot M) \) area for registers. The LR arithmetic logic involves \( M \)-bit multiplication, \( M \)-bit addition, and \( M \)-bit division. Hence it requires \( C_M \) area where \( C_M \) is constant that depends only on \( M \). Similarly, a CB computation unit requires \( O(\log N) \) area for registers. The CB arithmetic logic only contains bit XORs, so it requires a constant area of \( C_1 \). An instruction set stores one to three request messages for LR/CB computations and there are \( 2(\log N - 1) \) LR/CB values to compute. Since each message is \( O(\log N) \) bits long, instruction set will consume \( O(\log^2 N) \) area. The format of messages is explained in Table I and control programs are given in Program 1-3. Finally a request stack requires \( O(\log N) \) space for each request and we need to store up to \( \log N \) requests as recursion depth is \( \log N \) (although request stack will not be full except for the first cell). Laying out these units as depicted in Fig. 4 gives the total area \( O(\log^2 N) \).

**Appendix B**

**Proof of Lemma 4**

**Proof.** When a node computes an LR value, it follows three steps:
1) Receiving a request to compute the value
2) Sending requests for the inputs \( \alpha_1, \alpha_2 \) and \( \gamma \), and waiting for the value return messages
3) Computing \( \beta_1 \) from \( \alpha_1, \alpha_2, \gamma \) and store it on the LR register

**Program 1** Control program for a REQ message

\[
[\text{REQ}, \text{input sel}, \text{dest addr}, \text{src addr}] \text{ was received.}
\]
\[
\text{if dest addr} \neq \text{(LR, } i, \log N) \text{ then}
\]
\[
\text{Save (input sel, src addr) to the request stack register.}
\]
\[
\text{end if}
\]
Check whether dest addr register is empty.

\[
\text{if dest addr register is empty then}
\]
\[
\text{Send a message for (REQ, dest addr).}
\]
\[
\text{else}
\]
\[
\text{Send (VAL, input sel, src addr, val(dest addr)).}
\]
\[
\text{Remove (input sel, src addr) from the top of the request stack.}
\]
\[
\text{end if}
\]

**Program 2** Control program for a CB VAL message

\[
[\text{VAL, input sel, dest addr, value}] \text{ was received.}
\]
\[
\text{if input sel} = \alpha_3 \text{ then}
\]
\[
\text{Save value to the } \alpha_3 \text{ register.}
\]
\[
\text{Send a message for (} \alpha_3, \text{ dest addr).}
\]
\[
\text{else if input sel} = \alpha_4 \text{ then}
\]
\[
\text{Set } \alpha_4 \text{ value.}
\]
\[
\text{Execute the CB computation logic: } \beta_2 = \alpha_3 \oplus \alpha_4.
\]
\[
\text{Save the computed } \beta_2 \text{ value to dest addr register.}
\]
\[
\text{Send (VAL, input sel, src addr, val(dest addr) and remove the top element}
\]
\[
\text{from the request stack.}
\]
\[
\text{end if}
\]

At step 1, it takes \( \Theta(\log N) \) time at APU. A routing algorithm for APU is given in Algorithm 4.

At step 2, finding a request message to send out takes \( O(\log \log N) \) clock cycles and sending the message to transceiver takes \( O(\log N) \) clock cycles (due to serial communication sending \( \kappa \) bits in one clock cycle). Waiting time for the value return message to come back is \( O(\sqrt{N \log N}) \) clock cycles, because at each hop, it takes \( O(\log N) \) clock cycles at the APU and there are at most \( 2(\sqrt{N} - 1) \) hops in the mesh (4(\sqrt{N} - 1) hops round-trip). Computation time at the destination cell that received the request message is not counted here because that will be double counting.

At step 3, number of clock cycles required for computing \( \beta_1 \) is constant, \( t_M \), that depends only on \( M \).

Since step 2 dominates the time required, total time is upper bounded by \( O(\sqrt{N \log N}) \). CB computation follows the same steps, but only simpler at step 3. Hence number of clock cycles for CB computation is also upper bounded by \( O(\sqrt{N \log N}) \).
**Program 3** Control program for a LR VAL message

```plaintext
[VAL, input sel, dest addr, value] was received.

if input sel = α₁ then
  Save value to the α₁ register.
  Send a message for (α₁, dest addr).
else if input sel = α₂ then
  Save value to the α₂ register.
  if γ is needed then
    Send a message for (α₂, dest addr).
  else
    goto final.
else if input sel = γ then
  goto final.
end if
```

if request stack is not empty then
  Send (VAL, α₁/α₂, src addr, val(dest addr)) and remove the top element from the request stack.
else
  Run the decoding logic with the computed β₁.
  Save the decoded bit to CB(i, log N) register.
  Send a trigger to the next cell.
end if

**Algorithm 4** Routing algorithm for an APU at Cell i

**Routing Rule:** Routing will first be done vertically and then horizontally. Address of Cell i is represented with log N which is the binary representation of (i - 1). We denote the address of Cell i = [a₁a₂ ··· aₙ log N] and dest addr = [b₁b₂ ··· bₙ log N].

1: for j = 1, ···, log N do
2:  if αᵢ ≠ b_j then
3:     if j even then
4:       if αᵢ > b_j then
5:         Route to the top
6:       else
7:         Route to the bottom
8:     end if
9:     if αᵢ > b_j then
10:    route to the left
11: else
12:    route to the right
13: end if
14: end if
15: break
16: end if
17: if j = log N then
18:  Route a message to the instruction set in the same cell
19: end if
20: end for

This gives the lower bound

\[
N_l \geq \left( \log N + \log \frac{1}{P_{e,typ}} \right)^{1/0.49}
\]  

(29)

If we let δ = 0.0205, we obtain the lemma.

**REFERENCES**


