Parametric Verification of Address Space Separation

Jason Franklin, Sagar Chaki, Anupam Datta, Jonathan M. McCune, Amit Vasudevan

Carnegie Mellon University

Abstract. The address translation subsystem of operating systems, hypervisors, and virtual machine monitors must correctly enforce address space separation in the presence of adversaries. The size, and hierarchical nesting, of the data structures over which such systems operate raise challenges for automated model checking techniques to be fruitfully applied to them. We address this problem by developing a sound and complete parametric verification technique that achieves the best possible reduction in model size. Our results significantly generalize prior work on this topic, and bring interesting systems within the scope of analysis. We demonstrate the applicability of our approach by modeling shadow paging mechanisms of Xen version 3.0.3 and ShadowVisor, a research hypervisor developed for the x86 platform.

1 Introduction

A common use of protection mechanisms in systems software is to prevent one execution context from accessing memory regions allocated to a different context. For example, hypervisors, such as Xen [5], are designed to support memory separation not only among guest operating systems, but also between the guests and the hypervisor itself. Separation is achieved by an address translation subsystem that is self-contained and relatively small (around 7000 LOC in Xen version 3.0.3). Verifying security properties of such separation mechanisms is both: (i) important, due to their wide deployment in environments with malicious guests, e.g., the cloud; and (ii) challenging, due to their complexity. Addressing this challenge is the subject of our paper.

A careful examination of the source code for two hypervisors – Xen and ShadowVisor, a research hypervisor – reveals that a major source of complexity in separation mechanisms is the size, and hierarchical nesting, of the data-structures over which they operate. For example, Xen's address translation mechanism involves multi-level page tables where a level has up to 512 entries in a 3-level implementation, or up to 1024 entries in a 2-level implementation. The number of levels is further increased by optimizations, such as context caching (see Section 3 for a detailed description). Since the complexity of model checking grows exponentially with the size of these data-structures, verifying these separation mechanisms directly is intractable.

We address this problem by developing a parametric verification technique that is able to handle separation mechanisms operating over multi-level data structures of *arbitrary size* and with *arbitrary number of levels*. Specifically, we make the following contributions. First, we develop a parametric guarded command language ($PGCL^+$) for modeling hypervisors and adversaries. In particular, $PGCL^+$ supports: (i) nested parametric arrays to model data structures, such as multi-level page tables, where the parameters model the size of page tables at each level; and (ii) whole array operations to model an adversary who non-deterministically sets the values of data structures under its control.

In addition, the design of $PGCL^+$ is driven by the fact that our target separation mechanisms operate over tree-shaped data structures in a *row independent* and *hier-archically row uniform* manner. Consider a mechanism operating over a tree-shaped multi-level page table. Row independence means that the values in different rows of a page table are mutually independent. Hierarchical row uniformity implies that: (a) for each level *i* of the page table, the mechanism executes the same command on all rows at level *i*; (b) the command for a row at level *i* involves recursive operation over at most one page table at the next level i+1; (c) the commands for distinct rows at level *i* never lead to operations over the same table at level i+1. Both row independence and hierarchical uniformity are baked syntactically into $PGCL^+$ via restricted forms of commands and nested whole array operations.

Second, we propose a parametric specification formalism for expressing security policies of separation mechanisms modeled in $PGCL^+$. Our formalism is able to express both safety and liveness properties (via a new logic $PTSL^+$) that involve arbitrary nesting of quantifiers over multiple levels of the nested parametric arrays in $PGCL^+$.

Third, we prove a set of *small model theorems* that roughly state that for any system M expressible in $PGCL^+$, and any security property φ in our specification formalism, an instance of M with a data structure of arbitrary size satisfies φ iff the instance of M where the data structure has 1 element at every level satisfies φ . These theorems yield the best possible reduction – e.g., verifying security of a separation mechanism over an arbitrarily large page table is reduced to verifying the mechanism with just 1 page table entry at each level. This ameliorates the lack of scalability of verification due to data structure size. For brevity, we defer proofs to the full version [17].

Finally, we demonstrate the effectiveness of our approach by modeling, and verifying, shadow paging mechanisms of Xen version 3.0.3 and ShadowVisor, together with associated address separation properties. The models were created manually from the actual source code of these systems. In the case of ShadowVisor, our initial verification identified a previously unknown vulnerability. After fixing the vulnerability, we are able to verify the new model successfully.

The rest of the paper is organized as follows. Section 2 surveys related work. Section 3 presents an overview of address translation mechanisms and associated separation properties. Section 4 presents the parametric modeling language, the specification logic, as well as the small model theorems and the key ideas behind their proofs. Section 5 presents the case studies. Finally, Section 6 presents our conclusions.

2 Related Work

Parametric verification has been applied to a wide variety of problems [10, 11, 13, 15], notably to verify cache coherence protocols [9, 11, 12, 14, 19]. However, we are distinguished by the focus on security properties in the presence of an adversary (or, attacker). Existing formalisms for parameterized verification of data-independent systems either do not allow whole-array operations [23], or restrict them to a reset or copy operation that updates array elements to fixed values [24]. Neither case can model our adversary.

Pnueli et al [26], Arons et al., [4], and Fang et al. [16] investigate finite boundeddata systems, which support stratified arrays that map to Booleans, a notion similar to our hierarchical arrays. However, they consider a restricted logic that allows for safety properties and a limited form of liveness properties referred to as response properties. In contrast, we consider both safety and more expressive liveness properties that can include both next state and until operators in addition to the forall operator. Moreover, the cutoffs of their small model theorems are a function of the type signatures, number of quantified index variables, and other factors. When instantiated with the same types used in our language, their small model theorems have larger cutoffs than our own. By focusing on the specific case of address translation systems and address separation properties, we are able to arrive at smaller cutoffs.

This paper generalizes our prior work [18] from a single parametric array to a tree of parametric arrays of arbitrary depth. The generalization requires new conceptual and technical insights and brings interesting systems (such as multi-level paging and context caching as used in Xen) within the scope of analysis. The concept of hierarchical row uniformity did not arise in the previous work. Moreover, our language $PGCL^+$ supports a more general form of guarded commands. At a technical level, the proofs are more involved because of the generality of the language and the logic. In particular, the use of mutual recursion in the definition of the programming language necessitates the use of mutual induction in establishing several key lemmas.

Neumann et al. [25], Rushby [27], and Shapiro and Weber [28] propose verifying the design of secure systems by manually proving properties using a logic and without an explicit adversary model. A number of groups [20, 22, 29] have employed theorem proving to verify security properties of OS implementations. Barthe et al. [6] formalized an idealized model of a hypervisor in the Coq proof assistant and Alkassar et al. [1, 2] and Baumann et al. [7] annotated the C code of a hypervisor and utilized the VCC verifier to prove correctness properties. Our approach is based on automatic verification via model checking.

3 Address Space Translation and Separation

In this section, we give an overview of the systems we target, viz., address space translation schemes, and the properties we verify, viz., address separation.

3.1 Address Space Translation

Consider a system with memory sub-divided into pages. Each page has a base address (or address, for short). *Address space translation* maps source addresses to destination addresses. In the simplest setting, it is implemented by a single-level "page table" (PT). Each row of the PT is a pair (x, y) such that x is a source base address and y is its corresponding destination base address.

More sophisticated address translation schemes use multi-level PTs. A *n*-level PT is essentially a set of tables linked to form a tree of depth *n*. Specifically, each row of a table at level *i* contains either a destination address, or the starting address of a table at level i + 1. In addition to addresses, rows contain flags (e.g., to indicate if the



Fig. 1. Typical two-level page table structure.

row contains a destination addresses or the address of another table). We now present a concrete example.

Example 1. Figure 1 shows a typical two-level address translation. A 2-level PT consists of a top level Page Directory Table (*PDT*) and a set of leaf PTs. A source address *i* is split into two parts, whose sizes are determined during the design of the PT. Let $i = (i_1, i_2)$. To compute the destination address corresponding to *i*, we first find the row (i_1, o_1) in the *PDT*. The entry o_1 contains an address a_1 , a Page Size Extension flag *PSE*, and a present flag *PRESENT*. If *PRESENT* is unset, then there is no destination address corresponding to *i*. Otherwise, if *PSE* is set, then the destination address a_1 , and return a_2 as the destination address. Note the use of *PSE* and *PRESENT* to disambiguate between different types of rows. Also, note the dual use of the address field a_1 as either a destination address or a table address.

3.2 Address Space Separation

While the systems we target are address translation schemes, the broad class of properties we aim for is address separation. This is a crucial property – in essence requiring that disjoint source addresses spaces be mapped to disjoint destination address spaces. Our notion of address separation is conceptually similar to that used by Baumann et al. [7]. Formally, an address translation scheme M violates separation if it maps addresses a_1 and a_2 from two different source address spaces to the same destination address. For example, an OS's virtual memory manager enforces separation between the address spaces of the OS kernel and various processes. Address space separation is a safety property since its violation is exhibited by a finite execution. The key technique, used by hypervisor address translation schemes, to ensure memory separation is "shadowing". For example, a separation kernel employs shadow paging to isolate critical memory regions from an untrusted guest OS. In essence, the kernel maintains its own trusted version of the guest's PT, called the shadow PT or sPT. The guest is allowed to modify its PT. However, the kernel interposes on such modifications and checks that the guest's modifications do not violate memory separation. If the check succeeds, the sPT is "synchronized" with the modified guest's PT.

Multi-level PTs are the canonical tree-shaped data-structures that motivates our work. In real systems, such PTs are used for various optimizations. One use is to translate large source address spaces without the overhead of one PT entry for each source base address. Another use is to implement context caching, a performance optimization – used by both Xen and VMWare – for shadow paging. Normally, every virtual address space (or, context) has its own PT, e.g., for a hypervisor, each process running on each guest OS has a separate context. Suppose that all context PTs are shadowed to a single sPT. When the context changes (e.g., when a new process is scheduled to run), the sPT is re-initialized from the PT of the new context. This hampers performance. Context caching avoids this problem by shadowing each context PT to a separate sPT. In essence, the sPT itself becomes a multi-level PT, where each row of the top-level PT points to a PT shadowing a distinct context.

Our goal is to verify address separation for address translation schemes that operate on multi-level PTs with arbitrary (but fixed) number of levels and arbitrary (but fixed) number of rows in each table, where each row has an arbitrary (but fixed) number of flags. These goals crucially influence the syntax and semantics of $PGCL^+$ and our specification formalism, and our technical results, which we present next.

4 Definitions of *PGCL*⁺ **and** *PTSL*⁺

In this section, we present our language *PGCL*⁺ and our specification formalism for modeling programs and security properties, respectively.

4.1 PGCL⁺ Syntax

All variables in $PGCL^+$ are Boolean. The language includes nested parametric arrays to a finite depth *d*. Each row of an array at depth *d* is a record with a single field F, a finite array of Booleans of size q_d . Each row of an array at depth z ($1 \le z < d$) is a structure with two fields: F, a finite array of Booleans of size q_z , and P an array at depth z+1. Our results do not depend on the values of *d* and $\{q_z \mid 1 \le z \le d\}$, and hence hold for programs that manipulate arrays that are nested (as describe above) to arbitrary depth, and with Boolean arrays of arbitrary size at each level. Also, Boolean variables enable us to encode finite valued variables, and arrays, records, relations and functions over such variables.

Let 1 and 0 be, respectively, the representations of the truth values **true** and **false**. Let B be a set of Boolean variables, $i_1, ..., i_d$ be variables used to index into $P_1, ..., P_d$, respectively, and $n_1, ..., n_d$ be variables used to store the number of rows of $P_1, ..., P_d$,

Natural Numerals	K			
Boolean Variables	В			
Parametric Index Variables	i_1, \dots, i_d			
Parameter Variables	n_1, \ldots, n_d			
Expressions	E	::=	$1 0 * B E \lor E E \land E $	¬Ε
Param. Expressions $(1 \le z \le d)$	$\widehat{\mathbf{E}}_{z}$::= 		$\overline{E}_{z} \mid \widehat{E}_{z} \wedge \widehat{E}_{z}$
Instantiated Guarded Commands	G	::=	$GC(K^d)$	
Guarded Commands	GC	::=	$E ? C_1 : C_1$	
			GC GC	Parallel
Commands (depth $1 \le z \le d$)	C_z	::=	$\mathbf{B} := \mathbf{E} (\text{if } z = 1)$	Assignment
			for \mathbf{i}_z do $\widehat{\mathbf{E}}_z$? $\widehat{\mathbf{C}}_z$: $\widehat{\mathbf{C}}_z$	Parametric for
			$C_z; C_z$	Sequencing
			skip	Skip
Param. Commands $(1 \le z \le d)$	\widehat{C}_{z}	::=	$\mathbf{P}[\mathbf{i}_1] \dots \mathbf{P}[\mathbf{i}_z] . \mathbf{F}[\mathbf{K}] := \widehat{\mathbf{E}}_z$	Array assign
			$\widehat{C}_z; \widehat{C}_z$	Sequencing
			C_{z+1} (if $z < d$)	Nesting

Fig. 2. $PGCL^+$ Syntax, z denotes depth.

respectively. The syntax of $PGCL^+$ is shown in Figure 2. $PGCL^+$ supports natural numbers, Boolean variables, propositional expressions over Boolean variables and F elements, guarded commands that update Boolean variables and F elements, and parallel composition of guarded commands. A skip command does nothing. A guarded command e ? $c_1 : c_2$ executes c_1 or c_2 depending on if e evaluates to true or false. We write e ? c to mean e ? c : skip. The parallel composition of two guarded commands executes by non-deterministically picking one of the commands to execute. The sequential composition of two commands executes the first command followed by the second command. Note that commands at depth z + 1 are nested within those at depth z.

Language Design Values assigned to an element of an F array at depth z can depend only on: (i) other elements of the same F array; (ii) elements of parent F arrays along the nesting hierarchy (to ensure hierarchical row uniformity); and (iii) Boolean variables. Values assigned to Boolean variables depend on other Boolean variables only. This is crucial to ensure row-independence which is necessary for our small model theorems (cf. Sec. 4.5).

4.2 ShadowVisor Code in PGCL+

We use ShadowVisor as a running example, and now describe its model in $PGCL^+$. ShadowVisor uses a 2-level PT scheme. The key unbounded data structures are the guest and shadow Page Directory Table (gPDT and sPDT) at the top level, and the guest and shadow Page Tables (gPTs and sPTs) at the lower level. Since each shadow table has the same size as the corresponding guest table, we model them together in the 2-level $PGCL^+$ parametric array.

6

```
{\tt shadow\_page\_fault} \equiv
  \texttt{for}\;\texttt{i}_1\;\texttt{do}
    PDT[i_1].F[gPRESENT] \land PDT[i_1].F[gPSE] \land
    PDT[i_1].F[gADDR] < MEM_LIMIT - MPS_PDT?
       PDT[i_1].F[sADDR] := PDT[i_1].F[gADDR];
    \texttt{for} i_2 \texttt{do}
       PDT[i_1].F[gPRESENT] \land PDT[i_1].PT[i_2].F[gPTE_PRESENT] \land
       PDT[i_1].PT[i_2].F[gPTE\_ADDR] < MEM\_LIMIT - MPS\_PT?
         PDT[i_1].PT[i_2].F[sPTE\_ADDR] := PDT[i_1].PT[i_2].F[gPTE\_ADDR];
{\tt shadow\_invalidate\_page} \equiv
  \texttt{for } \texttt{i}_1 \texttt{ do}
    (PDT[i_1].F[sPRESENT] \land \neg PDT[i_1].F[gPRESENT]) \lor
    (PDT[i_1].F[sPRESENT] \land PDT[i_1].F[gPRESENT] \land
    (PDT[i_1].F[sPSE] \lor PDT[i_1].F[gPSE]))?
       PDT[i_1].F[sPDE] := 0;
  for i_1 do
    PDT[i_1].F[sPRESENT] \land PDT[i_1].F[gPRESENT] \land
    \neg PDT[i_1].F[gPSE] \land \neg PDT[i_1].F[sPSE]?
       \texttt{for}\,\,\texttt{i}_2\,\texttt{do}
         \texttt{PDT[i_1]}.\texttt{PT[i_2]}.\texttt{F[sPTE]} := \texttt{0};
     adversary \equiv
                                                                    {\tt shadow\_new\_context}~\equiv~
       for i<sub>1</sub> do
                                                                      \texttt{for i}_1 \texttt{do}
         PDT[i_1].F[gPDE] := *;
                                                                        PDT[i_1].F[sPDE] := 0;
         \texttt{for}\,\,\texttt{i}_2\,\texttt{do}
            PDT[i_1].PT[i_2].F[gPTE] := *;
```

```
Fig. 3. ShadowVisor model in PGCL<sup>+</sup>.
```

For simplicity, let PDT be the top-level array P. Elements PDT[i_1].F[gPRESENT] and PDT[i_1].F[gPSE] are the present and page size extension flags for the i_1 -th gPD entry, while PDT[i_1].F[gADDR] is the destination address contained in the i_1 -th gPD entry. Elements sPRESENT, sPSE, and sADDR are defined analogously for sPD entries. Again for simplicity, let PDT[i_1].PT be the array P[i_1].P. Elements gPTE_PRESENT and gPTE_ADDR of PDT[i_1].PT[i_2].F are the present flag and destination address contained in the i_2 -th entry of the PT pointed to by the i_1 -th gPDT entry. Elements sPTE_PRESENT and sPTE_ADDR of PDT[i_1].PT[i_2].F are similarly defined for the sPDT. Terms gPDE refers to the set of elements corresponding to a gPDT entry (i.e., gPRESENT, gPSE, and gADDR). Terms gPTE, sPDE and sPTE are defined similarly for the gPT, sPDT, and sPT, respectively.

Our ShadowVisor model (see Figure 3) is a parallel composition of four guarded commands shadow_page_fault, shadow_invalidate_page, shadow_new_context, and adversary. Command shadow_page_fault synchronizes sPDT and sPT with gPDT and gPT when the guest kernel: (i) loads a new gPT, or (ii) modifies or creates a gPT entry. To ensure separation, shadow_page_fault does not copy addresses from the gPT or gPDT that allow access to addresses at or above MEM_LIMIT. This requires two distinct checks depending on the level of the table since pages mapped in the PDT are of size MPS_PDT and pages mapped in the PT are of size MPS_PDT and pages invalidates entries in the sPD and sPT (by setting to zero) when the corresponding guest entries are not present, the *PSE* bits are inconsistent, or if both structures are consistent and the guest OS invalidates a page. Command shadow_new_context initializes a new context by clearing all the entries of the sPD. Finally, command adversary models the attacker by arbitrarily modifying every gPD entry and every gPT entry.

For brevity, we write c to mean 1 ? c. Since all $PGCL^+$ variables are Boolean, we write x < C to mean the binary comparison between a finite valued variable x and a constant C.

4.3 *PGCL*⁺ Semantics

We now present the operational semantics of $PGCL^+$ as a relation on stores. Let \mathbb{B} be the truth values {**true**, **false**}. Let \mathbb{N} denote the set of natural numbers. For two natural numbers *j* and *k* such that $j \leq k$, we write [j,k] to mean the set of numbers in the closed range from *j* to *k*. For any numeral *k* we write $\lceil k \rceil$ to mean the natural number represented by *k* in standard arithmetic. Often, we write *k* to mean $\lceil k \rceil$ when the context disambiguates such usage.

We write Dom(f) to mean the domain of a function f; (t, t') denotes the concatenation of tuples t and t'; $t_{i,j}$ is the subtuple of t from the i^{th} to the j^{th} elements, and t_i means $t_{i,i}$. Given a tuple of natural numbers $t = (t_1, \ldots, t_z)$, we write $\otimes(t)$ to denote the set of tuples $[1, t_1] \times \cdots \times [1, t_z]$. Recall that, for $1 \le z \le d$, q_z is the size of the array F at depth z. Then, a store σ is a tuple $(\sigma^B, \sigma^n, \sigma^P)$ such that:

- $-\sigma^B: \mathbb{B} \to \mathbb{B}$ maps Boolean variables to \mathbb{B} ;
- $-\sigma^n \in \mathbb{N}^d$ is a tuple of values of the parameter variables;
- $-\sigma^{P}$ is a tuple of functions defined as follows:

$$\forall z \in [1,d]$$
 . $\mathbf{\sigma}_{z}^{P}$: $\otimes(\mathbf{\sigma}_{1,z}^{n},q_{z}) \to \mathbb{B}$

$$\begin{split} \frac{\sigma^{n} = (\lceil \mathbf{k}_{1} \rceil, \dots, \lceil \mathbf{k}_{d} \rceil) \quad \{\sigma\} \text{ gc } \{\sigma'\}}{\{\sigma\} \text{ gc } (\mathbf{k}_{1}, \dots, \mathbf{k}_{d}) \{\sigma'\}} \text{Parameter Instantiation} \\ \frac{\{\sigma\} \text{ c } \{\sigma''\} \quad \{\sigma''\} \text{ c' } \{\sigma'\}}{\{\sigma\} \text{ c; c' } \{\sigma'\}} \text{Sequential} \quad \overline{\{\sigma\} \text{ skip } \{\sigma\}} \text{Skip} \\ \frac{\sigma_{1,z}^{n} = (1^{z-1}, N) \quad \widehat{\mathbf{e}} ? \widehat{\mathbf{c}}_{1} : \widehat{\mathbf{c}}_{2} \in (\widehat{\mathbf{E}}_{z} ? \widehat{\mathbf{c}}_{z} : \widehat{\mathbf{C}}_{z}) [\mathbf{i}_{1} \mapsto 1] \dots [\mathbf{i}_{z-1} \mapsto 1]}{\{\sigma\} \text{ for } \mathbf{i}_{z} \text{ do } \widehat{\mathbf{e}} ? \widehat{\mathbf{c}}_{1} : \widehat{\mathbf{c}}_{2} [\mathbf{i}_{z} \mapsto 1] \{\sigma' \downarrow (1^{z-1}, y)\}} \text{ Unroll} \\ \frac{\langle \mathbf{e}, \sigma \rangle \rightarrow \mathbf{true} \land \{\sigma\} \text{ cn } \{\sigma'\} \bigvee \langle \mathbf{e}, \sigma \rangle \rightarrow \mathbf{false} \land \{\sigma\} \text{ cn } \{\sigma'\} \text{ GC} \\ \frac{\langle \mathbf{e}, \sigma \rangle \rightarrow \mathbf{true} \land \{\sigma\} \text{ cn } \{\sigma'\} \bigvee \langle \mathbf{e}, \sigma \rangle \rightarrow \mathbf{false} \land \{\sigma\} \text{ cn } \{\sigma'\} \text{ GC} \\ \frac{\langle \mathbf{e}, \sigma \rangle \rightarrow \mathbf{true} \land \{\sigma\} \text{ cn } \{\sigma'\} \bigvee \langle \mathbf{e}, \sigma \rangle \rightarrow \mathbf{false} \land \{\sigma\} \text{ cn } \{\sigma'\} \text{ gc' } \{\sigma'\} \text{ Parallel} \\ \frac{\langle \mathbf{e}, \sigma \rangle \rightarrow \mathbf{true} \land \{\sigma\} \text{ cn } \{\sigma'\} \text{ cn$$

Fig. 4. Rules for commands

We omit the superscript of σ when it is clear from the context. The rules for evaluating *PGCL*⁺ expressions under stores are defined inductively over the structure of *PGCL*⁺ expressions, and shown in Figure 5. To define the semantics of *PGCL*⁺, we first present the notion of store projection.

$$\begin{array}{ll} \langle 1, \sigma \rangle \to \mathbf{true} & \langle 0, \sigma \rangle \to \mathbf{false} & \langle *, \sigma \rangle \to \mathbf{true} & \langle *, \sigma \rangle \to \mathbf{false} \\ \\ \frac{\mathbf{b} \in dom(\sigma^B)}{\langle \mathbf{b}, \sigma \rangle \to \sigma^B(\mathbf{b})} & \frac{\langle \mathbf{e}, \sigma \rangle \to t}{\langle \neg \mathbf{e}, \sigma \rangle \to [\neg]t} & \frac{(\lceil \mathbf{k}_1 \rceil, \dots, \lceil \mathbf{k}_z \rceil, \lceil \mathbf{r} \rceil) \in Dom(\sigma^P_z)}{\langle \mathbf{P}[\mathbf{k}_1] \dots \mathbf{P}[\mathbf{k}_z] \cdot \mathbf{F}[\mathbf{r}], \sigma \rangle \to \sigma^P_z(\lceil \mathbf{k}_1 \rceil, \dots, \lceil \mathbf{k}_z \rceil, \lceil \mathbf{r} \rceil)} \\ \\ \\ \frac{\langle \mathbf{e}, \sigma \rangle \to t}{\langle \mathbf{e} \lor \mathbf{e}', \sigma \rangle \to t[\lor]t'} & \frac{\langle \mathbf{e}, \sigma \rangle \to t}{\langle \mathbf{e}, \sigma \rangle \to t(\land)t'} \end{array}$$

Fig. 5. Rules for expression evaluation. $[\land]$, $[\lor]$, and $[\neg]$ denote logical conjunction, disjunction, and negation, respectively.

We overload the \mapsto operator as follows. For any function $f: X \to Y, x \in X$ and $y \in Y$, we write $f[x \mapsto y]$ to mean the function that is identical to f, except that x is mapped to y. $X[y \mapsto w]$ is a tuple that equals X, except that $(X[y \mapsto w])_y = w$. For any *PGCL*⁺ expression or guarded command X, variable v, and expression e, we write $X[v \mapsto e]$ to mean the result of replacing all occurrences of v in X simultaneously with e. For any $z \in \mathbb{N}$, 1^z denotes the tuple of z 1's.

Definition 1 (Store Projection) Let $\sigma = (\sigma^B, \sigma^n, \sigma^P)$ be any store and $1 \le z \le d$. For $k = (k_1, ..., k_z) \in \otimes(\sigma_1^n, ..., \sigma_z^n)$ we write $\sigma \downarrow k$ to mean the store $(\sigma^B, \sigma^m, \sigma^Q)$ such that:

 $1. \ \mathbf{\sigma}^{m} = \mathbf{\sigma}^{n}[1 \mapsto 1][2 \mapsto 1] \dots [z \mapsto 1]$ $2. \ \forall y \in [1, z] \cdot \forall X \in Dom(\mathbf{\sigma}_{y}^{Q}) \cdot \mathbf{\sigma}_{y}^{Q}(X) = \mathbf{\sigma}_{y}^{P}(X[1 \mapsto k_{1}][2 \mapsto k_{2}] \dots [y \mapsto k_{y}])$ $3. \ \forall y \in [z+1, d] \cdot \forall X \in Dom(\mathbf{\sigma}_{y}^{Q}) \cdot \mathbf{\sigma}_{y}^{Q}(X) = \mathbf{\sigma}_{y}^{P}(X[1 \mapsto k_{1}][2 \mapsto k_{2}] \dots [z \mapsto k_{z}])$

Note:
$$\forall z \in [1,d]$$
. $\forall k \in \otimes(\sigma_1^n, \dots, \sigma_z^n)$. $\sigma \downarrow k = (\sigma \downarrow k) \downarrow 1^z$.

Intuitively, $\sigma \downarrow k$ is constructed by retaining σ^B , changing the first *z* elements of σ^n to 1 and leaving the remaining elements unchanged, and projecting away all but the k_y -th row of the parametric array at depth *y* for $1 \le y \le z$. Note that since projection retains σ^B , it does not affect the evaluation of expressions that do not refer to elements of P.

Store Transformation. For any *PGCL*⁺ command c and stores σ and σ' , we write $\{\sigma\} \in \{\sigma'\}$ to mean that σ is transformed to σ' by the execution of c. We define $\{\sigma\} \in \{\sigma'\}$ via induction on the structure of c, as shown in Figure 4.

The "GC" rule states that σ is transformed to σ' by executing the guarded command e ? $c_1 : c_2$ if: (i) either the guard e evaluates to **true** under σ and σ is transformed to σ' by executing the command c_1 ; (ii) or e evaluates to **false** under σ and σ is transformed to σ' by executing c_2 .

The "Unroll" rules states that if c is a for loop, then $\{\sigma\}$ c $\{\sigma'\}$ if each row of σ' results by executing the loop body from the same row of σ . The nesting of for-loops complicates the proofs of our small model theorems. Indeed, we require to reason using mutual induction about loop bodies ($\hat{E}_z ? \hat{C}_z$) and commands (C_z), starting with the loop bodies at the lowest level, and moving up to commands at the highest level.

4.4 Specification Formalism

We support both reachability properties and temporal logic specifications. Reachability properties are expressed via "state formulas". In addition, state formulas are also used to specify the initial condition under which the target system begins execution. The syntax of state formulas is defined in Figure 6. We support three types of state formulas – universal, existential, and generic. Specifically, universal formulas allow only nested universal quantification over P, existential formulas allow arbitrary quantifier nesting with at least one \exists , while generic formulas allow one of each.

Temporal logic specifications are expressed in $PTSL^+$, a new logic we propose in this paper. In essence, $PTSL^+$ is a subset of the temporal logic ACTL* [8] with USF as atomic propositions. The syntax of $PTSL^+$ is defined in Figure 6. The quantification nesting allowed in our specification logic allows expressive properties spanning multiple levels of P. This will be crucial for our case studies, as shown in Sec. 5.

BP	$::= b$, $b \in B \mid \neg BP \mid BP \land BP$
$PP(\mathtt{i}_1,\ldots,\mathtt{i}_z)$	$::= \{ P[i_1] \dots P[i_z] . F[r] \mid [r] \le q_z \}$
	$ \neg PP(\mathtt{i}_1,\ldots,\mathtt{i}_z)$
	$ PP(\mathtt{i}_1, \ldots, \mathtt{i}_z) \wedge PP(\mathtt{i}_1, \ldots, \mathtt{i}_z)$
USF	::= BP
	$ \forall \mathbf{i}_1 \dots \forall \mathbf{i}_z \cdot PP(\mathbf{i}_1, \dots, \mathbf{i}_z)$
	$ BP \land \forall \mathtt{i}_1 \dots \forall \mathtt{i}_z \cdot PP(\mathtt{i}_1, \dots, \mathtt{i}_z) $
ESF	::= BP
	$ \mathcal{A}_1 \mathbf{i}_1 \dots \mathcal{A}_z \mathbf{i}_z \cdot PP(\mathbf{i}_1, \dots, \mathbf{i}_z)$
	$ BP \land \mathscr{E}_1 \mathtt{i}_1 \dots \mathscr{E}_z \mathtt{i}_z \mathtt{\cdot} PP(\mathtt{i}_1, \dots, \mathtt{i}_z)$
GSF	$::=$ USF ESF USF \land ESF
TLPF	$::=$ TLF TLF \land TLF TLF \lor TLF
	X TLF TLF U TLF
TLF	$::=$ USF \neg USF TLF \land TLF
	$ $ TLF \lor TLF $ $ A TLPF
	BP PP(i ₁ ,,i _z) USF ESF GSF TLPF TLF

Fig. 6. Syntax of $PTSL^+$ ($1 \le z \le d$). In ESF, \mathcal{A}_y is \forall or \exists , at least one \mathcal{A}_y is \exists .

ShadowVisor Security Properties in *PTSL*⁺**.** ShadowVisor begins execution with every entry of the sPDT and sPT set to not present. This initial condition is stated in the following USF state formula:

$$\varphi_{init} \triangleq \forall i_1, i_2$$
. $\neg PDT[i_1].F[sPRESENT] \land \neg PDT[i_1].PT[i_2].F[sPTE_PRESENT]$

ShadowVisor's separation property states that the physical addresses accessible by the guest must be less than MEM_LIMIT. This requires two distinct conditions depending on the table since pages mapped in the PDT are of size MPS_PDT and pages mapped in the PT are of size MPS_PT. Given a PDT mapped page frame starting at address a, a guest OS can access from a to $a + MPS_PDT$ and $a + MPS_PT$ for a PT mapped page frame. Hence, to enforce separation, ShadowVisor must restrict the addresses in the shadow page directory to be less than MEM_LIMIT – MPS_PDT and page table to be less than MEM_LIMIT – MPS_PT. Note that we are making the reasonable assumption that MEM_LIMIT > MAX_PDT and MEM_LIMIT > MAX_PT to avoid underflow. This security property is stated in the following USF state formula:

$$\begin{split} \phi_{sep} &\triangleq \forall \texttt{i}_1, \texttt{i}_2. \quad (\texttt{PDT}[\texttt{i}_1].\texttt{F}[\texttt{sPRESENT}] \land \texttt{PDT}[\texttt{i}_1].\texttt{F}[\texttt{sPSE}] \Rightarrow \\ & (\texttt{PDT}[\texttt{i}_1].\texttt{F}[\texttt{sADDR}] < \texttt{MEM_LIMIT} - \texttt{MPS}.\texttt{PDT})) \land \\ & (\texttt{PDT}[\texttt{i}_1].\texttt{F}[\texttt{sPRESENT}] \land \neg \texttt{PDT}[\texttt{i}_1].\texttt{F}[\texttt{sPSE}] \land \\ & \texttt{PDT}[\texttt{i}_1].\texttt{PT}[\texttt{i}_2].\texttt{F}[\texttt{sPTE}.\texttt{PRESENT}] \Rightarrow \\ & (\texttt{PDT}[\texttt{i}_1].\texttt{PT}[\texttt{i}_2].\texttt{F}[\texttt{sADDR}] < \texttt{MEM_LIMIT} - \texttt{MPT}.\texttt{PT}))) \end{split}$$

Semantics. We now present the semantics of our specification logic. We further overload the \mapsto operator such that for any *PTSL*⁺ formula π , variable *x*, and numeral *m*, we write $\pi[x \mapsto m]$ to mean the result of substituting all occurrences of *x* in π with *m*. We start with the notion of satisfaction of formulas by stores.

Definition 2 The satisfaction of a formula π by a store σ (denoted $\sigma \models \pi$) is defined, by induction on the structure of π , as follows:

- $-\sigma \models \operatorname{b} \operatorname{iff} \sigma^{B}(\mathbf{b}) = \operatorname{true}$ $-\sigma \models \operatorname{P}[\mathbf{k}_{1}] \dots \operatorname{P}[\mathbf{k}_{z}] \cdot \operatorname{F}[\mathbf{r}] \quad \operatorname{iff} \quad (\lceil \mathbf{k}_{1} \rceil, \dots, \lceil \mathbf{k}_{z} \rceil, \lceil \mathbf{r} \rceil) \in \operatorname{Dom}(\sigma_{z}^{P}) \quad and$ $\sigma_{z}^{P}(\lceil \mathbf{k}_{1} \rceil, \dots, \lceil \mathbf{k}_{z} \rceil, \lceil \mathbf{r} \rceil) = \operatorname{true}$ $-\sigma \models \neg \pi \operatorname{iff} \sigma \nvDash \pi$ $-\sigma \models \pi_{1} \wedge \pi_{2} \operatorname{iff} \sigma \models \pi_{1} \text{ and } \sigma \models \pi_{2}$ $-\sigma \models \pi_{1} \vee \pi_{2} \operatorname{iff} \sigma \models \pi_{1} \text{ or } \sigma \models \pi_{2}$ $\sigma \models \pi_{1} \vee \pi_{2} \operatorname{iff} \sigma \models \pi_{1} \text{ or } \sigma \models \pi_{2}$
- $\sigma \models \mathcal{E}_{1}i_{1}, \dots, \mathcal{E}_{z}i_{z} \cdot \pi i f \mathcal{E}_{1}k_{1} \in [1, \sigma_{1}^{n}] \dots \mathcal{E}_{z}k_{z} \in [1, \sigma_{z}^{n}] \cdot \sigma \downarrow (k_{1}, \dots, k_{z}) \models \pi[i_{1} \mapsto 1] \dots [i_{z} \mapsto 1]$

The definition of satisfaction of Boolean formulas and the logical operators are standard. Parametric formulas, denoted $P[k_1] \dots P[k_z] \cdot F[r]$, are satisfied if and only if the indices k_1, \dots, k_z, r are in bounds, and the element at the specified location is **true**. Quantified formulas are satisfied by σ if and only if appropriate (depending on the quantifiers) projections of σ satisfy the formula obtained by substituting 1 for the quantified variables in π . We present the semantics of a *PGCL*⁺ program as a *Kripke structure*.

Kripke Semantics. Let gc be any $PGCL^+$ guarded command and $k \in \mathbb{N}^d$. We denote the set of stores σ such that $\sigma^n = k$, as Store(gc(k)). Note that Store(gc(k)) is finite. Let *Init* be any formula and AP = USF be the set of atomic propositions. Intuitively, a Kripke structure M(gc(k), Init) over AP is induced by executing gc(k) starting from any store $\sigma \in Store(gc(k))$ that satisfies *Init*.

Definition 3 Let $Init \in USF$ be any formula. Formally, M(gc(k), Init) is a four tuple (S, I, T, L), where:

- S = Store(gc(k)) is a set of states;
- $I = {\sigma | \sigma \models Init}$ is a set of initial states;
- $\mathcal{T} = \{(\sigma, \sigma') \mid \{\sigma\}gc(k)\{\sigma'\}\}$ is a transition relation given by the operational semantics of PGCL⁺; and
- $\mathcal{L} : S \rightarrow 2^{AP}$ is the function that labels each state with the set of propositions true in that state; formally,

$$\forall \sigma \in \mathcal{S} \, \boldsymbol{.} \, \mathcal{L}(\sigma) = \{ \phi \in \mathsf{AP} \mid \sigma \models \phi \}$$

If ϕ is a *PTSL*⁺ formula, then $M, \sigma \models \phi$ means that ϕ holds at state σ in the Kripke structure *M*. We use an inductive definition of \models [8]. Informally, an atomic proposition π holds at σ iff $\sigma \models \pi$; **A** ϕ holds at σ if ϕ holds on all possible (infinite) paths starting from σ . TLPF formulas hold on paths. A TLF formula ϕ holds on a path Π iff it holds at the first state of Π ; **X** ϕ holds on a path Π iff ϕ holds on the suffix of Π starting at second state of Π ; ϕ_1 **U** ϕ_2 holds on Π if ϕ_1 holds on suffixes of Π until ϕ_2 begins to hold. The definitions for \neg , \wedge and \lor are standard.

Simulation. For Kripke structures M_1 and M_2 , we write $M_1 \leq M_2$ to mean that M_1 is simulated by M_2 . We use the standard definition of simulation [8] (presented in the full version of our paper [17]). Since satisfaction of ACTL* formulas is preserved by simulation [8], and $PTSL^+$ is a subset of ACTL*, we claim that $PTSL^+$ formulas are also preserved by simulation.

12

4.5 Small Model Theorems

In this section, we present two small model theorems. Both theorems relate the behavior of a $PGCL^+$ program when P has arbitrarily many rows to its behavior when P has a single row. First, a definition.

Definition 1 (Exhibits). A Kripke structure M(gc(k), Init) exhibits a formula φ iff there is a reachable state σ of M(gc(k), Init) such that $\sigma \models \varphi$.

The first theorem applies to safety properties.

Theorem 1 (Small Model Safety 1). Let gc(k) be any instantiated guarded command. Let $\varphi \in GSF$ be any generic state formula, and Init $\in USF$ be any universal state formula. Then M(gc(k), Init) exhibits φ iff $M(gc(1^d), Init)$ exhibits φ .

The second theorem is more general, and relates Kripke structures via simulation.

Theorem 2 (Small Model Simulation). Let gc(k) be any instantiated guarded command. Let $Init \in GSF$ be any generic state formula. Then $M(gc(k), Init) \preceq M(gc(1^d), Init)$ and $M(gc(1^d), Init) \preceq M(gc(k), Init)$.

Since, simulation preserves $PTSL^+$ specifications, we obtain the following immediate corrollary to Theorem 2.

Corollary 1 (Small Model Safety 2). Let gc(k) be any instantiated guarded command. Let $\varphi \in USF$ be any universal state formula, and Init $\in GSF$ be any generic state formula. Then M(gc(k), Init) exhibits φ iff $M(gc(1^d), Init)$ exhibits φ .

Note that Corollary 1 is the dual of Theorem 1 obtained by swapping the types of φ and *Init*. The proofs of Theorems 1 and 2 involve mutual induction over both the structure of commands, and the depth of the parametric array P. This is due to the recursive nature of *PGCL*⁺, where commands at level *z* refer to parameterized commands at level *z*, which in turn refer to commands at level *z* + 1. For brevity, we defer these proofs to the full version of our paper [17].

5 Case Studies

We present two case studies – ShadowVisor and Xen – to illustrate our approach. In addition to these two examples, we believe that our approach is, in general, applicable to all paging systems that are strictly hierarchical. This includes paging modes of x86 [21], and paging modes of ARM except for the super-pages [3] (due to the requirement that 16 adjacent entries must be identical).

PT-Size	Time(s)	Vars	Clauses
1	0.07	1816	3649
10	3.48	93503	199752
20	37.8	360275	775462
30	*	*	*

Table 1. ShadowVisor verification with increasing PT size. * means out of 1GB memory limit; Vars, Clauses = # of CNF variables and clauses generated by CBMC.

5.1 ShadowVisor

Recall our model of ShadowVisor from Section 4.2 and the expression of ShadowVisor's initial condition and security properties as $PTSL^+$ formulas from Section 4.4. ShadowVisor's separation property states that the physical addresses accessible by the guest OS must be less than the lowest address of hypervisor protected memory, denoted MEM_LIMIT. This requires two distinct conditions depending on the table containing the mapping. Pages mapped in PDTs are of size MPS_PDT and pages mapped in PTs are of size MPS_PT. Given a page frame of size s with starting address a, a guest OS can access any address in the range [a, a + s]. Hence, subtracting the maximum page size prevents pages from overlapping the hypervisor's protected memory. Note that we are making the reasonable assumption that MEM_LIMIT > MPS_PDT and MEM_LIMIT > MPS_PT to avoid underflow.

In ShadowVisor's original shadow page fault handler (shown in shadow_page_fault_original), the conditionals allowed page directory and page table entries to start at addresses up to MEM_LIMIT. As a result, ShadowVisor running shadow_page_fault_original has a serious vulnerability where separation is violated by an adversary that non-deterministically chooses an address *a* such that $a + MPS_PDT \ge MEM_LIMIT$ or $a + MPS_PT \ge MEM_LIMIT$.

$$\begin{split} & \texttt{shadow_page_fault_original} \equiv \\ & \texttt{for } i_1 \texttt{do} \\ & \texttt{PDT}[i_1].F[\texttt{gPRESENT}] \land \texttt{PDT}[i_1].F[\texttt{gPSE}] \land \texttt{PDT}[i_1].F[\texttt{gADDR}] < \texttt{MEM_LIMIT} ? \\ & \texttt{PDT}[i_1].F[\texttt{sADDR}] := \texttt{PDT}[i_1].F[\texttt{gADDR}]; \\ & \texttt{for } i_2 \texttt{do} \\ & \texttt{PDT}[i_1].F[\texttt{gPRESENT}] \land \texttt{PDT}[i_1].\texttt{PT}[i_2].F[\texttt{gPTE_PRESENT}] \land \\ & \texttt{PDT}[i_1].\texttt{PT}[i_2].F[\texttt{gPTE_ADDR}] < \texttt{MEM_LIMIT} ? \\ & \texttt{PDT}[i_1].\texttt{PT}[i_2].F[\texttt{sPTE_ADDR}] := \texttt{PDT}[i_1].\texttt{PT}[i_2].F[\texttt{gPTE_ADDR}]; \end{split}$$

Verification of our initial model of ShadowVisor detected this vulnerability. The vulnerability exists in ShadowVisor's design and C source code implementation. We were able to fix the vulnerability by adding appropriate checks and verify that the resulting model is indeed secure. We present our verification of $PGCL^+$ models below.

Both the vulnerable and repaired ShadowVisor programs are expressible as a $PGCL^+$ program, the initial state is expressible in USF, and the negation of the address separation property is expressible in GSF. Therefore, Theorem 1 applies and we need only verify the system with one table at each depth with one entry per table (i.e., a parameter of (1,1)).

Effectiveness of Small Model Theorems. For a concrete evaluation of the effectiveness of our small model theorems, we verify ShadowVisor with increasing sizes of page tables at both levels. More specifically, we created models of ShadowVisor in C (note that a guarded command in $PGCL^+$ is expressible in C) for various PT sizes (the sizes at both PT levels were kept equal).

We verify two properties using CBMC¹, a state-of-the-art model checker for C:

Basis: The initial state of the system ensures separation;

Inductive step: If the system started in a state that ensures separation, executing any of the four guarded commands in the ShadowVisor model preserves separation.

By induction, this guarantees that ShadowVisor ensures separation perpetually. Our results are shown in Table 1. Note that verification for size 1 (which is sound and complete due to our small model theorem) is quick, while it blows up for even page tables of size 30 (an unrealistically small number, implying that brute-force verification of ShadowVisor is intractable). The tools and benchmarks for our experiments are available at https://www.cs.cmu.edu/~jfrankli/post12/vrfy-expr.tgz.

5.2 Xen

Next, we analyzed address separation in a model of the Xen hypervisor, built from the source code of Xen version 3.0.3. Xen manages multiple virtual machines (VMs), each running a guest OS instance with multiple processes (i.e., contexts). Xen maintains a separate sPT for each context, and uses context caching (cf. Sec. 3).

We model Xen's context cache using a nested parametric array of depth 4. At the top level, row $P_1[i_1]$ (denoted $VM[i_1]$ below) contains an entry for a particular VM's guest. At the next level, the array $P_1[i_1].P_2$ (denoted $VM[i_1].Ctx$ below) contains an entry for each context of the i₁-th guest. Next, the array $P_1[i_1].P_2[i_2].P_3$ (denoted $VM[i_1].Ctx[i_2].PDT$) represents the PDT of the i₂-th context of the i₁-th guest OS. Finally, the array $P_1[i_1].P_2[i_2].P_3[i_3].P_4$ (denoted $VM[i_1].Ctx[i_2].PDT[i_3].PT$) is the PT of the i₃-th page directory table entry of the i₂-th context of the i₁-th guest.

Our separation property requires that the destination addresses accessible by a guest OS are less than a pre-defined constant MEM_LIMIT. We consider a natural extension of this separation property for a context caching system with multiple VMs that states that all VMs and contexts should be separate from VMM protected memory. This security property is stated in the following USF formula:

```
\begin{split} \phi_{sep} &\triangleq \forall i_1, i_2, i_3, i_4. \\ (VM[i_1].Ctx[i_2].PDT[i_3].F[sPRESENT] \land \\ VM[i_1].Ctx[i_2].PDT[i_3].F[sPSE] \Rightarrow \\ (VM[i_1].Ctx[i_2].PDT[i_3].F[sADDR] < MEM\_LIMIT - MPS\_PDT)) \land \\ (VM[i_1].Ctx[i_2].PDT[i_3].F[sPRESENT] \land \\ \neg VM[i_1].Ctx[i_2].PDT[i_3].F[sPSE] \Rightarrow \\ (VM[i_1].Ctx[i_2].PDT[i_3].PT[i_4].F[sADDR] < MEM\_LIMIT - MPS\_PT)) \end{split}
```

¹ www.cprover.org/cbmc

We model Xen as starting in an initial state where all entries of all of the shadow page directory tables and shadow page tables are marked as not present. This is expressed by the following USF formula:

 $Init \triangleq \forall i_1, i_2, i_3, i_4. \quad \neg VM[i_1].Ctx[i_2].PDT[i_3].F[sPRESENT] \land \\ \neg VM[i_1].Ctx[i_2].PDT[i_3].PT[i_4].F[sPRESENT]$

We define the Xen address translation system using context caching in $PGCL^+$ as follows:

The commands $hadow_page_fault$ and $hadow_invalidate_page$ generalize their counterparts for ShadowVisor over multiple VMs and contexts, and are omitted. The following $PGCL^+$ guarded command implements context_caching_new_context.

```
\begin{array}{l} \texttt{context\_caching\_new\_context} \equiv \\ \texttt{for } \texttt{i}_1 \texttt{ do} \\ \texttt{for } \texttt{i}_2 \texttt{ do} \\ \texttt{for } \texttt{i}_3 \texttt{ do} \\ * ? \texttt{VM}[\texttt{i}_1].\texttt{Ctx}[\texttt{i}_2].\texttt{PDT}[\texttt{i}_3].\texttt{F}[\texttt{sPDE}] := \texttt{0}; \end{array}
```

Note that, to model VMs and process scheduling soundly, we assume non-deterministic context switching. Hence, we extend ShadowVisor's shadow_new_context to non-deterministically clear contexts.

Finally, we consider an adversary model where the the attacker has control over an unbounded but finite number of VMs, each with a unbounded but finite number of contexts. This adversary is therefore expressed as follows:

```
Xen_adversary =
for i1 do
for i2 do
for i3 do
VM[i1].Ctx[i2].PDT[i3].F[gPDE] := *;
for i4 do
VM[i1].Ctx[i2].PDT[i3].PT[i4].F[gPTE] := *;
```

Our Xen model is clearly expressible in $PGCL^+$, its initial state is expressible in USF, and the negation of the address separation property is expressible in GSF. Therefore, Theorem 1 applies and we need only verify the system with one table at each depth with one entry per table (i.e., a system parameter of (1,1,1,1)).

Effectiveness of Small Model Theorems. As in the case of ShadowVisor we verify the Xen model with increasing (but equal) sizes of page tables at both levels, and 2 VMs and 2 contexts per VM. We verify the same two properties as for ShadowVisor

PT-Size	Time(s)	Vars	Clauses
1	0.41	5726	13490
3	2.38	34192	80802
6	12.07	121206	286650
9	*	*	*

Table 2. Xen verification with increasing PT size. * means out of 1GB memory limit; Vars, Clauses = # of CNF variables and clauses generated by CBMC.

to inductively prove that Xen ensures separation perpetually. Our results are shown in Table 2. Note again that verification for size 1 (which is sound and complete due to our small model theorem) is quick, while it blows up for even page tables of size 9 (an unrealistically small number, implying that brute-force verification of Xen is also intractable).

6 Conclusion

Verifying separation properties of address translation mechanisms of operating systems, hypervisors, and virtual machine monitors in the presence of adversaries is an important challenge toward developing secure systems. A significant factor behind the complexity of this challenge is that the data structures over which the translation mechanisms operate have both unbounded size and unbounded nesting depth. We developed a parametric verification technique to address this challenge. Our approach involves a new modeling language and specification mechanism to model and verify such parametric systems. We applied this methodology to verify that the designs of two hypervisors – ShadowVisor and Xen – correctly enforce the expected security properties in the presence of adversaries. Extending our approach to operate directly on system implementations, and relaxing the restrictions of row independence and hierarchical row uniformity, are areas for further investigation.

References

- 1. Alkassar, E., Cohen, E., Hillebrand, M., Kovalev, M., Paul, W.: Verifying shadow page table algorithms. In: Proceedings of FMCAD (2010)
- Alkassar, E., Hillebrand, M.A., Paul, W.J., Petrova, E.: Automated verification of a small hypervisor. In: Proceedings of VSTTE (2010)
- 3. ARM Holdings: ARM1176JZF-S technical reference manual. Revision r0p7 (2009)
- Arons, T., Pnueli, A., Ruah, S., Xu, Y., Zuck, L.: Parameterized verification with automatically computed inductive assertions. In: Proceedings of CAV (2001)
- Barham, P., Dragovic, B., Fraser, K., Hand, S., Harris, T., Ho, A., Neugebauer, R., Pratt, I., Warfield, A.: Xen and the art of virtualization. In: Proceedings of SOSP (2003)
- Barthe, G., Betarte, G., Campo, J.D., Luna., C.: Formally verifying isolation and availability in an idealized model of virtualization. In: Proc. of FM (2011)
- 7. Baumann, C., Blasum, H., Bormer, T., Tverdyshev, S.: Proving memory separation in a microkernel by code level verification. In: Proc. of AMICS (2011)

- 8. Clarke, E.M., Grumberg, O., Peled, D.: Model Checking. MIT Press, Cambridge, MA (2000)
- Emerson, E.A., Kahlon, V.: Reducing model checking of the many to the few. In: Proc. of CADE (2000)
- Emerson, E.A., Kahlon, V.: Model checking large-scale and parameterized resource allocation systems. In: Proc. of TACAS (2002)
- Emerson, E.A., Kahlon, V.: Exact and efficient verification of parameterized cache coherence protocols. In: Proc. of CHARME (2003)
- Emerson, E.A., Kahlon, V.: Model checking guarded protocols. In: Proceedings of LICS (2003)
- Emerson, E.A., Kahlon, V.: Rapid parameterized model checking of snoopy cache coherence protocols. In: Proc. of TACAS (2003)
- Emerson, E.A., Namjoshi, K.S.: Automatic verification of parameterized synchronous systems (extended abstract). In: Proceedings of CAV (1996)
- Emerson, E.A., Namjoshi, K.S.: Verification of parameterized bus arbitration protocol. In: Proceedings of CAV (1998)
- Fang, Y., Piterman, N., Pnueli, A., Zuck, L.: Liveness with invisible ranking. In: Proceedings of VMCAI (2003)
- Franklin, J., Chaki, S., Datta, A., McCune, J.M., Vasudevan, A.: Parametric verification of address space separation. Tech. Rep. CMU-CyLab-12-001, CMU (2012)
- Franklin, J., Chaki, S., Datta, A., Seshadri, A.: Scalable parametric verification of secure systems: How to verify reference monitors without worrying about data structure size. In: Proceedings of IEEE S&P (2010)
- German, S.M., Sistla, A.P.: Reasoning about systems with many processes. Journal of the ACM 39(3), 675–735 (1992)
- Heitmeyer, C.L., Archer, M., Leonard, E.I., McLean, J.D.: Formal specification and verification of data separation in a separation kernel for an embedded system. In: Proceedings of ACM CCS (2006)
- Intel Corporation: Intel 64 and IA-32 Intel architecture software developer's manual. Intel Publication nos. 253665–253669 (2008)
- Klein, G., Elphinstone, K., Heiser, G., Andronick, J., Cock, D., Derrin, P., Elkaduwe, D., Engelhardt, K., Kolanski, R., Norrish, M., Sewell, T., Tuch, H., Winwood, S.: seL4: Formal verification of an os kernel. In: Proceedings of SOSP (2009)
- Lazić, R., Newcomb, T., Roscoe, B.: On model checking data-independent systems with arrays with whole-array operations. LNCS 3525, 275–291 (July 2004)
- Lazić, R., Newcomb, T., Roscoe, A.: On model checking data-independent systems with arrays without reset. Theory and Practice of Logic Programming 4(5&6) (2004)
- 25. Neumann, P., Boyer, R., Feiertag, R., Levitt, K., Robinson, L.: A provably secure operating system: The system, its applications, and proofs. Tech. rep., SRI International (1980)
- Pnueli, A., Ruah, S., Zuck, L.D.: Automatic deductive verification with invisible invariants. In: Proc. of TACAS (2001)
- 27. Rushby, J.: The design and verification of secure systems. In: Proceedings of SOSP. (ACM *OS Review*, Vol. 15, No. 5)
- Shapiro, J.S., Weber, S.: Verifying the eros confinement mechanism. In: Proceedings of IEEE S&P (2000)
- Walker, B.J., Kemmerer, R.A., Popek, G.J.: Specification and verification of the UCLA Unix security kernel. CACM 23(2), 118–131 (1980)

18